Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Active Solid-state Method-of-packaging-integrated-circuits

 Transmit/receive compensation
The invention disclosed herein is a new technique to make the most efficient use of the scarce ...


 Selective hemispherical grain silicon deposition
A primary goal of the invention is to provide one or more approaches to improving the robustness of ...


 Tunable dielectric constant oxide and method of manufacture
A method for manufacturing a semiconductor device is shown in which a silicon oxide film acts as an ...


 Silicon-based functional matrix substrate and optical integrated oxide device
It is therefore an object of the invention to provide a silicon-based functional matrix substrate ...


 Photovoltaic device and process for producing the same
Under these circumstances, an object of the present invention is to provide a photovoltaic device ...


 GaN crystal film, a group III element nitride semiconductor wafer and a manufacturing process therefor
An object of this invention is to provide a GaN crystal film and a group III element nitride ...


 Method for fabricating an oxide layer on silicon with carbon ions introduced at the silicon/oxide interface in order to reduce hot carrier effects
Based on the foregoing, a fabrication method for an oxide layer is provided, wherein a succession ...


 Floating gate transistor having buried strained silicon germanium channel layer
In accordance with the invention, a field effect transistor comprises a semiconductor body having ...


 High stability optical encapsulation and packaging for light-emitting diodes in the green, blue, and near UV range
There is provided, in accordance with the invention, an LED component, for light of a wavelength in ...


 Method for forming gate
Accordingly the present invention is to provide a method for forming a gate that improves the ...


 Method of packaging integrated circuits

Details
Inventors: Barber, Ivor G.;
Assignee: LSI Logic Corporation (Milpitas, CA)
Primary Examiner: Picardat; Kevin
Assistant Examiner:
Attorney, Agent or Firm: Luedeka, Neely & Graham P.C.

A method of assembling flip chips in a package. Solder bumps are attached to a first flip chip and to a second flip chip. A package substrate having first and second opposing sides is provided, and the first flip chip is electrically connected to the first side of the package substrate using the solder bumps attached to the first flip chip. The second flip chip is also electrically connected to the second side of the package substrate using the solder bumps attached to the second flip chip. The position of the second flip chip is substantially opposed to and aligned with the position of the first flip chip. The first and second flip chips are under filled with a heat conductive epoxy. The first flip chip is encapsulated against the first side of the package substrate, and the second flip chip is encapsulated against the second side of the package substrate. Solder balls are attached to the first side of the package insert. By attaching the flip chips to opposite sides of the package substrate, balancing the structure of the overall package, bending stress is reduced due to the flip chips having similar thermal coefficients of expansion. Additional benefits include improved electrical performance, reduced weight, and reduced size of the packaged circuit.

DETAILED DESCRIPTION The above and other objects are met by a method of assembling a flip chip in a package.
Solder bumps are attached to a first flip chip and to a second flip chip.
A package substrate having first and second opposing sides and electrical connections between the first and second sides, is provided, and the first flip chip is electrically connected to the first side of the package substrate using the solder bumps attached to the first flip chip.
The second flip chip is also electrically connected to the second side of the package substrate using the solder bumps attached to the second flip chip.
The position of the second flip chip is substantially opposed to and aligned with the position of the first flip chip.
Several benefits are realized by attaching the integrated circuits to opposite sides of the package substrate.
By balancing the structure of the overall package, bending stress is reduced.
This is due to integrated circuits, having similar thermal coefficients of expansion, located on both sides of the package substrate, which reduces warping of the package substrate.
Because warping is reduced, thinner package substrates may be used, allowing the overall package to be relatively smaller, lighter, and less expensive.
In addition, by placing multiple integrated circuits on a package substrate, a higher package density is realized, reducing the number of packages required to hold a given number of integrated circuits.
Further, by placing the integrated circuits in closer proximity one to another, the circuits are able to run at faster speeds.
Preferably, the first and second flip chips are under filled with a heat conductive epoxy.
The first flip chip is encapsulated against the first side of the package substrate, and the second flip chip is encapsulated against the second side of the package substrate.
Also preferably, solder balls are attached to the first side of the package insert.



Related patents
  Fabricating high-dielectric constant oxides on semiconductors using a GE buffer layer
A Ge buffer layer directly or indirectly on Si oxidizes much less readily and can be used to prevent or minimize the formation of the low dielectric constant layer. An ...
  Oxide thin film, electronic device substrate and electronic device
We claim: 1. An oxide thin film in the form of a unidirectionally oriented epitaxial film consisting essentially of zirconium oxide formed on a single crystal substrate ...
  Laser based PCMCIA data collection system with automatic triggering for portable applications and method of use
1. Objects of the Invention It is a general object of this invention to provide moving light beam non-contact bar-code scan heads with light collectors and circuitry ...
  Method of forming a silicon nitride layer
The above problems and others are at least partially solved and the above purposes and others are realized in a method of forming a silicon nitride layer or film on a ...
  Optical attenuator using polarization modulation and a feedback controller
The present invention provides an optical power regulator that employs a variable optical attenuator with a feedback controller. A first birefringent element spatially ...
  Wavelength insensitive passive polarization converter employing electro-optic polymer waveguides
OF THE INVENTION A passive polarization converter of present invention is equipped with poling electrodes at top and bottom of a planar waveguide consisting of three ...
  Enhanced protective lens cover for an infrared thermometer
OF THE INVENTION First briefly in overview, the present invention is directed to novel probe cover configurations engineered for enhanced use with clinical thermometers ...
  Lead silicate based capacitor structures
In accordance with the present invention, a capacitor and method for making such a capacitor for dynamic random access memories and other applications is provided ...
  Piezoelectric resonators on a differentially offset reflector
The present invention fabricates a plurality of resonators upon a single substrate, which resonators are supported upon the substrate by one or more intervening layers ...
  Method for the transfer of thin layers monocrystalline material onto a desirable substrate
The present invention relates to a method for the transfer of a thin monocrystalline layer from an essentially flat and mirror polished first substrate onto an ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved