Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Active Solid-state Nitride-barrier-layer-for-protection-of-ONO-structure-from-top-oxide-loss-in-fabrication-of-SONOS-flash-memory

 Nonvolatile memory device
Accordingly, it is an object of the present invention to provide a programmable nonvolatile logic ...


 Device and method for pulse width control in a phase change memory device
The invention is directed to an approach to programming phase-change memory devices, such as ...


 Tunnel diode load for ultra-fast low power switching circuits
The key element of my invention is the use of a tunnel diode for rapid discharging of a capacitor ...


 Flat bed scanner system and method
A flat bed scanner system and method of scanning a planar transparent member carrying an original ...


 Vibratory transducer
OF THE PREFERRED EMBODIMENTS Turning now to FIGS. 4-7, which depicts a first illustrative ...


 Method of forming single crystalline magnesia spinel film
The present invention has been achieved in order to solve the above described problem. For a method ...


 Method of manufacturing thin compound oxide film and apparatus for manufacturing thin oxide film
The present invention has an object to eliminate the conventional drawbacks described above, and ...


 Method of epitaxially growing compound semiconductor materials
The present invention is concerned with the epitaxial growth of semiconductor materials on ...


 Manufacture of monolithic infrared focal plane arrays
We claim: 1. A monolithic focal plane array structure including interconnected silicon circuitry ...


 Optoelectronic interconnections for integrated circuits
The present invention relates to an integrated circuit which includes a body of a semiconductor ...


 Nitride barrier layer for protection of ONO structure from top oxide loss in fabrication of SONOS flash memory

Details
Inventors: Wu, Yider; Yang, Jean Yee-Mei; Ramsbey, Mark; Lingunis, Emmanuel H.; Sun, Yu;
Assignee: Advanced Micro Devices, Inc. (Sunnyvale, CA)
Primary Examiner: Flynn; Nathan J.
Assistant Examiner: Quinto; Kevin
Attorney, Agent or Firm: Renner, Otto, Boisselle & Sklar, LLP

A method for fabricating a SONOS device having a buried bit-line including the steps of: providing a semiconductor substrate having an ONO structure overlying the semiconductor substrate; forming a nitride barrier layer on the ONO structure to form, a four-layer stack; forming a patterned photoresist layer on the nitride barrier layer; implanting As or P ions through the four-layer stack to form a bit-line buried under the ONO structure; stripping the photoresist layer and cleaning an upper surface of the four-layer stack; and consolidating the four-layer stack by applying an oxidation cycle. The invention further relates to a SONOS-type device including the nitride barrier layer.

DETAILED DESCRIPTION The present invention addresses the challenges existing in fabrication of such SONOS type structures.
The present invention meets the need for a method of fabricating a high quality ONO structure which can withstand the rigors of the fabrication process without degradation of the top silicon oxide layer of the ONO structure.
The present invention thus relates to a method for fabricating a SONOS device having a buried bit-line including the steps of: providing a semiconductor substrate having an ONO structure overlying the semiconductor substrate; forming a nitride barrier layer on the ONO structure to form a four-layer stack; forming a patterned photoresist layer on the nitride barrier layer; implanting ions through the four-layer stack to form a bit-line buried under the ONO structure; stripping the photoresist layer and cleaning an upper surface of the four-layer stack; and consolidating the four-layer stack by applying an oxidation cycle.
In one embodiment, the invention further relates to a SONOS-type device comprising an ONO structure comprising an top oxide layer having an upper surface; a nitride barrier layer formed on the upper surface, which thereby form a NONO four-layer stack; and a conductive layer formed on the nitride barrier layer.
The conductive layer may be one of polysilicon, a silicide, or a metal.
In one embodiment, the device has a SNONOS structure.



Related patents
  UV-blocking layer for reducing UV-induced charging of SONOS dual-bit flash memory devices in BEOL
What is claimed is: 1. A SONOS flash memory device, comprising: a SONOS flash memory cell; and at least one UV-protective layer, wherein the UV-protective layer ...
  Temperature responsive valve assembly for a pneumatic spring
The gas spring assembly according to the present invention provides a temperature responsive valve assembly having a valve body, a seal, a bi-metal valve and a locking ...
  Method for fabricating resistors within semiconductor integrated circuit devices
In accordance with a preferred embodiment of the present invention, a resistor is fabricated by first depositing a passivation layer on a semiconductor substrate having ...
  Device and method for emitting output light using quantum dots and non-quantum fluorescent material
A device and method for emitting output light utilizes both quantum dots and non-quantum fluorescent material to convert at least some of the original light emitted from ...
  Power injector apparatus
As mentioned above, the main object of the present invention is to provide a power injector apparatus that can be adapted to two power sources, one from the Internet and ...
  Integrated circuit having a void between adjacent conductive lines
The invention overcomes the disadvantages and difficulties of the prior art by introducing new methods and devices wherein the area between closely spaced conductors ...
  Stimulable phosphor sheet storing cassette, radiation image photographing apparatus, photographing information registration apparatus, and radiation image information reading apparatus
The present invention has been conceived based on consideration of the above circumstances. An object of the present invention is therefore to obviate the conveyance of ...
  Non-volatile memory utilizing a thin film, floating gate, amorphous transistor
What is claimed is: 1. A non-volatile memory comprising: data storing means comprising an amorphous, thin film, floating gate transistor (FGT) having a data input for ...
  Liquid crystal display matrix array employing ovonic threshold switching devices to isolate individual pixels
The present invention discloses an active matrix liquid crystal display panel including: 1) a plurality of liquid crystal display elements distributed in a matrix of ...
  Security unit for use in memory card
Accordingly, an object of the present invention is to provide a security unit that allows security to be maintained in a small circuit scale. Another object of the ...

0.334

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved