Layout pattern for improved MOS device matching |
| What is claimed is: 1. A circuit layout, comprising: four or more metal oxide semiconductor field ... |
|
Nitride semiconductor device |
| (1) A light emitting device according to the present invention is a type of nitride semiconductor ... |
|
EEPROM array using 2-bit non-volatile memory cells with serial read operations |
| FIG. 3 is a schematic diagram illustrating a memory block 100 in accordance with one embodiment of ... |
|
Semiconductor blocking layer for preventing UV radiation damage to MOS gate oxides |
| A system and apparatus is provided for preventing damage to gate oxide due to ultraviolet (UV) ... |
|
UV-blocking layer for reducing UV-induced charging of SONOS dual-bit flash memory devices in BEOL |
| What is claimed is: 1. A SONOS flash memory device, comprising: a SONOS flash memory cell; and at ... |
|
Temperature responsive valve assembly for a pneumatic spring |
| The gas spring assembly according to the present invention provides a temperature responsive valve ... |
|
Method for fabricating resistors within semiconductor integrated circuit devices |
| In accordance with a preferred embodiment of the present invention, a resistor is fabricated by ... |
|
|
Utilizing atomic layer deposition for programmable device
| Details |
Inventors: Lowrey, Tyler A.; Dennison, Charles H.;
Assignee: Ovonyx, Inc (Boise, ID)
Primary Examiner: Thompson; Craig A.
Assistant Examiner: Vesperman; William
Attorney, Agent or Firm: Trop; Pruner & Hu; P.C.;;
In an aspect, an apparatus is provided that sets and reprograms the state of programmable devices. In an aspect, a method is provided such that an opening is formed through a dielectric exposing a contact, the contact formed on a substrate. An electrode is conformally deposited on a wall of the dielectric, utilizing atomic layer deposition (ALD). A programmable material is formed on the electrode and a conductor is formed to the programmable material. In an aspect, a barrier is conformally deposited utilizing ALD, between the electrode and the programmable material. |
|
DETAILED DESCRIPTION Exemplary embodiments are described with reference to specific configurations. Those of ordinary skill in the art will appreciate that various changes and modifications can be made while remaining within the scope of the appended claims. Additionally, well-known elements, devices, components, circuits, process steps and the like are not set forth in detail in order to avoid obscuring the present invention. A memory device utilizing programmable material to determine the state of memory elements of the device is described that reprograms to an amorphous and crystalline state. The described memory device and method provides improved device reliability, improved programmable cycle life and decreased power consumption relative to previous devices. Further, in an embodiment, the apparatus is manufacturable utilizing conventional process toolsets and facilities. In an embodiment, atomic layer deposition (ALD) provides electrode device construction advantages, including reduction of required programming current for a reset, set and read operation in the memory device. By utilizing ALD or atomic layer chemical vapor deposition (ALCVD) in place of chemical vapor deposition (CVD) techniques, electrode device construction advantages are provided, including the ability to deposit very thin and conformal films. The film thickness is controlled by the number of applied deposition steps with a resolution defined by the thickness of one monolayer. Further, ALD deposition provides large area film uniformity and accuracy. FIG. 1 shows a schematic diagram of an embodiment of a memory array comprised of a plurality of memory elements presented and formed in the context of the description provided herein. In this example, the circuit of memory array 5 includes an xy grid with memory elements 30 electrically interconnected in series with isolation devices 25 on a portion of a chip. Address lines 10 (e. g. , columns) and 20 (e. g. , rows) are connected, in one embodiment, to external addressing circuitry in a conventional manner
|
| Related patents |
|
|
Capacitor constructions, DRAM constructions, and semiconductive material assemblies
In one aspect, the invention encompasses an etching process. A first material is provided over a substrate. The first material comprises from about 2% to about 20% ...
|
|
|
Data storage device
Disclosed are electron emitters and data storage devices that include electron emitters. In one embodiment, an electron emitter includes a substrate and a semiconductor ...
|
|
|
Method of storing a data bit including melting and cooling a volume of alloy therein
In the following detailed description of embodiments of the invention, reference is made to the accompanying drawings in which like references indicate similar elements,...
|
|
|
Cavity spanning bottom electrode of a substrate-mounted bulk wave acoustic resonator
A filter is formed using robust and high Q acoustic resonators, where each resonator has its own cavity and includes a bottom electrode which extends across ...
|
|
|
Acoustic wave device and process for forming the same
OF THE DRAWINGS FIG. 1 illustrates schematically, in cross section, a portion of a microelectronic structure 20 in accordance with an embodiment of the invention. M...
|
|
|
Method and apparatus for examining fiber material traveling in a fiber processing machine
1. An apparatus for evaluating a fiber web running in a card, comprising: (a) a camera for scanning the fiber web along a length and width portion thereof to detect ...
|
|
|
Optical memory medium and its information recording and erasing method and apparatus
An object of the present invention is to provide such an optical memory medium that it is heated from the inside to prevent the substrate from being heated and the ...
|
|
|
Method and apparatus for improved energy readout
Accordingly, an object of the present invention is to provide systems that achieves better system DQE by more completely reading out the latent image from the storage ...
|
|
|
Semiconductor integrated circuit device having dummy pattern effective against micro loading effect
It is therefore an important object of the present invention to provide a semiconductor integrated circuit device a dummy pattern of which makes a micro loading effect ...
|
|
|
Logic cell having efficient optical proximity effect correction
OF THE INVENTION There will now be described embodiments of this invention with reference to the accompanying drawings. First, a first embodiment of this invention is ...
|
|
|