By-pass boundary scan design

Details

Inventors: Correale, Jr., Anthony; Doney, Richard M.; O'Donnell, Kim E.; Kegl, Andrew; Tate, Erwin A.; Wu, David M.;
Assignee: International Business Machines Corporation (Armonk, NY)
Primary Examiner: Beausoliel; Robert W.
Assistant Examiner:
Attorney, Agent or Firm: Harper; Blaney, Cockburn; J. C., Klitzman; M. H.

The present invention implements self testable boundary logic by using a tristate pass gate and a tristate receiver in combination with a linear feedback shift register, a storage register, and level sensitive scan design (LSSD) techniques. The linear feedback shift register (LFSR) shifts data into a storage register which is connected to the data inputs of the boundary logic through the tristate pass gate. The outputs of the tristate input receiver are also connected to the inputs of the boundary logic so that the boundary logic can receive data from both the data input of the integrated circuit (data path) or from the storage register connected to the LFSR. The tristate pass gate and receiver are enabled through a self test signal such that when the pass gate is enabled the receiver is not enabled and vice versa. In this way the boundary logic can only get data from either the storage register or through the receiver but not both. In this configuration data from the storage register can be input into the boundary logic without going through a multiplexer in the data path and incurring the associated delay. The boundary logic can then be self tested using ordinary LSSD techniques. This self testing can also be performed with a minimum of additional silicon area being used for the self test structures.

DETAILED DESCRIPTION We claim: 1.
A self testable logic circuit comprising: a linear feedback shift register for generating test pattern scan information; internal logic which receives test pattern scan information from said linear feedback shift register; a multiple input shift register which receives scan information from said internal logic; a tristate pass gate having inputs connected to outputs of said internal logic so as to receive test data from said internal logic; input boundary logic having outputs connected to inputs of said internal logic; a tristate receiver having outputs connected to inputs of said input boundary logic; said tristate pass gate having outputs connected to inputs of said input boundary logic; said tristate receiver outputs being enabled when a self test signal is in a first state, said tristate receiver outputs set to a high impedance state when said self test signal is in a second state; said tristate pass gate outputs being enabled when said self test signal is in said second state, said tristate pass gate outputs set to a high impedance state when said self test signal is in said first state; said input boundary logic receiving test pattern scan information from said linear feedback shift register through said internal logic and said tristate pass gate when said self test signal is in said second state; said input boundary logic receiving data from said tristate receiver when said self test signal is in said first state; and said scan information in said multiple input shift register indicates the functionality of said self testable logic circuit when said self test signal is in said second state.
2.
A self testable logic circuit as in claim 1, further comprising: output boundary logic, a storage register, and an off chip driver; said internal logic being connected to said output boundary logic and transmitting data to said output boundary logic; said output boundary logic being connected to said storage register and said off chip driver; said storage register being connected to said multiple input shift register; said output boundary logic transmitting scan information to said multiple input shift register through said storage register when said self test signal is in said second state; and said output boundary logic transmitting data to said off chip driver when said self test signal is in said first state

Related patents

	Serial scan diagnostics apparatus and method for a memory device The present invention includes scan diagnostics circuitry useful in connection with a memory chip. The scan diagnostics circuitry preferably includes a serial scan shift ...
	Implantable N-phasic defibrillator output bridge circuit It is a primary object of the present invention to provide an implantable defibrillator output circuit capable of delivering a multi-phasic defibrillation pulse without ...
	Cardiac defibrillator including an electronic energy transfer circuit The invention pertains to an energy transfer circuit for delivering a cardiac defibrillation pulse to a patient. The energy transfer circuit comprises an energy storage ...
	Cardiac defibrillator with movable contact switch The present invention is a cardiac defibrillator capable of delivering a cardiac defibrillation pulse to a patient. The defibrillator includes an electrical energy ...
	Optimal energy steering for an implantable defibrillator Three prior-art electrode options and one that is the subject of a co-pending application have just been described, all of them requiring substantially less hazard and ...
	Apparatus for producing configurable biphastic defibrillation waveforms The present invention provides a microprocessor controlled output stage that allows for greater flexibility than has been available in defining a biphasic defibrillation ...
	Method and apparatus for generating adaptive n-phasic defibrillation waveforms It is a primary feature of the present invention to provide a method and apparatus for n-phasic defibrillation capable of automatically selecting the particular ...
	Method and apparatus for automatic shock electrode enabling Systems and methods useful for maximizing the likelihood of successful defibrillation or cardioversion using an automatic implantable cardioverter/defibrillator system ...

0.024
Archive: All patents - Links Copyright (c)2006 Eipa-patents.org - All rights reserved