 Spectrograph apparatus for analyzing and displaying speech signals |
| I claim 1. In a frequency spectrum analyzer having means for repetitively providing a plurality of ... |
|
| Secam color television receivers employing tunable notch filter in luminance channel |
| 1. A colour television receiver for operating in a system where the colour television signal ... |
|
| Electrode for implantation into the cochlea (II) |
| The present invention aims at avoiding the drawbacks associated with the prior art electrode. A... |
|
| TTL Compatible LED driver circuit |
| I claim: 1. A circuit adapted for high frequency pulsed energization of a light emitting diode (LED)... |
|
| Automatic frequency control circuitry |
| Therefore, it is a primary object of this invention to provide an improved AFC arrangement which is ... |
|
| Integral cycle, precise zero voltage switch |
| OF THE PREFERRED EMBODIMENT OF THE INVENTION Referring now more particularly to FIG. 1 there is ... |
|
| Stereo inhibitor for AM stereo receiver |
| It is an object of the present invention to provide a demodulator for use in an AM stereo receiver, ... |
|
| Electromagnetic interference suppressant assembly |
| Briefly, according to the invention, a cable assembly which can suppress interference that gets ... |
|
| Tilt adjuster for a speaker support frame |
| Referring to the drawings, there is seen in FIGS. 1-6 an embodiment 10 of a speaker frame assembly ... |
|
| Permanent magnet system with associated coil arrangement |
| The present invention relates to a permanent magnet system with associated coil arrangement that ... |
|
|
Data ciphering device
| Details |
Inventors: Alvarez Alvarez, Manuel J.;
Assignee: Alcatel Standard Electrica S.A. (Madrid, ES)
Primary Examiner: Cain; David C.
Assistant Examiner:
Attorney, Agent or Firm: Ware, Fressola, Van Der Sluys & Adolphson
A data ciphering device that has special application in implementing the Digital European Cordless Telephone (DECT) standard data ciphering algorithm which requires a lengthy procedure of key loading and logic operations during the stages of pre-ciphering and ciphering which require clocks operating at different frequencies. The device performs parallel mode loading of the shift registers, with a ciphering keyword. It also calculates, in a first cycle, during the pre-ciphering, the values of the bits of each shift register that determine the value of the next shift in order to, in a second cycle, effect parallel mode shifting in these registers with a value equal to the sum of the two previous shift values. During the ciphering process, the shifting is done in the registers, in parallel mode and in a single data clock cycle, with a value equivalent to the serial value obtained by the algorithm. |
|
DETAILED DESCRIPTION What is claimed is: 1.
A data ciphering device comprising a number of shift registers (R1, R2, R3, R4), each having a respective plurality of bistables, each performing a variable number of shifts for each data period and providing respective intermediate feedback signals, the data ciphering device providing an output bit (DC) from a logical combination of some bits of the shift registers (R1, R2, R3, R4), the data ciphering device receiving an associated data clock signal (CKD), the data ciphering device having: means for performing a loading process where the shift registers (R1, R2, R3, R4) are loaded with a keyword contained in a keyword register (KW), means for performing a pre-ciphering process, and means for performing a ciphering process; said output bit (DC) being combined with an actual information bit (D) to be ciphered, wherein all of the shift registers R1, R2, R3, R4) and the respective plurality of bistables operate with a cadence that is determined by the frequency of the associated data clock signal (CKD).
2.
A device according to claim 1, wherein the means for performing the loading process of the shift registers (R1, R2, R3, R4) with the keyword contained in the keyword register (KW) takes place in a parallel mode by means of corresponding parallel load calculating circuits (CCP1, CCP2, CCP3, CCP4) that respond respectively to the following expressions: R1.
sub.
n+p =R1.
sub.
n .
times.
(T1).
sup.
P +U1'.
sub.
n ; R2.
sub.
n+p =R2.
sub.
n .
times.
(T2).
sup.
P +U2'.
sub.
n ; R3.
sub.
n+p =R3.
sub.
n .
times.
(T3).
sup.
P +U3'.
sub.
n ; R4.
sub.
n+p =R4.
sub.
n .
times.
(T4).
sup.
P +U4'.
sub.
n ; where, R1.
sub.
n+p, R2.
sub.
n+p, R3.
sub.
n+p and R4.
sub.
n+p are new values the shift registers (R1, R2, R3, R4) would have after p clock cycles in a serial load mode, transfer matrices (T1).
sup.
P, (T2).
sup.
P, (T3).
sup.
P and (T4).
sup.
P correspond to each generating polynomial but raised to a power p, and input vectors U1'.
sub.
n, U2'.
sub.
n, U3'.
sub.
n and U4'.
sub.
n, each having a corresponding length of a respective shift register (R1, R2, R3, R4) and being formed by the same number of consecutive bits of the keyword and being shifted p bits by each clock cycle
|
| Related patents |
|
|
Slide number identifiers
I claim: 1. A slide number identifier for elongate multi-number set lottery cards having said sets extending transversely of the card in succession comprising a single ...
|
|
|
X-ray apparatus for tomosynthesis
What is claimed is: 1. Apparatus for examining objects comprising: a multiplicity of X-ray sources, each having a comparatively small X-ray focus; a first housing for a ...
|
|
|
Telephone-signal receiver for switching exchanges having centralized logic circuits
What we claim is: 1. In a central office of a telecommunication system serving a multiplicity of incoming lines each constituted by a plurality of channels carrying ...
|
|
|
Power supply system including ringing voltage reset under low input voltage conditions
According to the present invention, a voltage detection circuit is provided in conjunction with a power supply system for generating ringing voltage signals in an SIU, ...
|
|
|
Image forming apparatus
Accordingly, it is a general object of the present invention to provide an image forming apparatus which eliminates the disadvantages mentioned above. It is also an ...
|
|
|
Driver circuit for use in an output buffer
In carrying out the above and other objects of the invention in one form, there is provided a high speed driver circuit having inputs for receiving a clocking signal, a ...
|
|
|
Linear motor
In accordance with the invention, a linear motor is adapted for use to accurately control linear movement of a computer disk read/write transducer or the like where ...
|
|
|
Electronic ring trip circuit
The present invention provides an electronic ring trip circuit for telephone systems. The circuit as shown responds to a wide range of line conditions by providing a ...
|
|
|
Method for preparing triogranophosphines
OF THE INVENTION The organomagnesium halide, RMgX, which is reacted with a phosphorus trihalide to form the corresponding triorganophosphine can be prepared by reacting ...
|
|
|
Method of recognizing speech pauses
What is claimed is: 1. Method for generating a speech pause signal indicating a speech pause in an analog speech signal having noise signals superimposed thereon, ...
|
|
|
Audio Signal Processing 
