Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Apparatus-and-method-of-testing-CML-circuits

 Semiconductor integrated circuit device
The inventors of the invention found out that in RAMs with built-in output circuits having a tri-...


 On chip buffering for optimizing performance of a bubble memory
According to the present invention the magnetic domain memory architecture comprises a plurality of ...


 Dynamically programmable logic circuits
It is an object of the present invention to provide a programmable logic circuit which can perform, ...


 Emitter-coupled logic circuit
OF THE PRIOR ART Description will be hereinafter made with reference to FIG. 1 to more clearly ...


 Apparatus and method for reducing power consumption in a computer system
A method and apparatus for reducing the power consumption of a processor in a computer system is ...


 Apparatus and method for displaying PMS information in a portable computer
Accordingly, it is an object of the present invention to provide an improved apparatus and method ...


 Logic circuit
The invention will be described below briefly. Namely, a plurality of ROM's of a large capacity ...


 Control module for reducing ringing in digital signals on a transmission line
In accordance with the present invention, an electronic control module is provided that reduces ...


 For conditioning the input to or the output from an integrated circuit
The present invention has been developed to obviate the above-described problems and has as its ...


 Apparatus for sensing data in data bus lines
It is an object to provide a data sense circuit which prevents the charge share caused by direct ...


 Apparatus and method of testing CML circuits

Details
Inventors: Hilker, Dennis C.;
Assignee: Honeywell Information Systems Inc. (Phoenix, AZ)
Primary Examiner: Malzahn; David H.
Assistant Examiner:
Attorney, Agent or Firm: Holloway, Jr.; William W., Marhoefer; L. J., Prasinos; N.

A testing apparatus for CML integrated circuits having a power splitter connected at its input to a pulse generator, and at one output to a test unit and at its other output to the CML circuit through a matrix. The output waveform of the CML circuit is provided through the matrix to the test unit.

DETAILED DESCRIPTION A test apparatus for CML integrated circuits is shown herein.
The apparatus has a test unit which is capable of determining differences in the pulses and various waveforms that it receives.
The differences analyzed by the test unit include time delays.
That is the differences in the arrival of the input pulse or waveform and the occurrence of the output pulse or waveform from the CML circuit.
As utilized herein the inputs to the CML circuit under test will be referred to as pulses and the output referred to as a waveform.
The test unit is capable of actuating two pulse generators.
Each pulse generator is capable of producing a pulse of a predetermined shape.
The shaped pulses are applied to their respective power splitters.
Each power splitter is capable of providing the shaped pulse applied thereto at two of its outputs.
One output of the power splitters is connected to the test unit, and the other output is connected through a matrix of relays to an appropriate fixture having the CML integrated circuit under test attached thereto.
The relays are electrically actuated and each relay has a connector movable between two electrical contacts.
A controller unit provides the necessary switching signals to control the switching of the relays.
The relays are interconnected to form a number of submatrices and a pin connection matrix.
The pin connection matrix is adapted to connect many of the submatrices to a particular pin of the CML circuit.
Each pin of the CML integrated circuit is connected to the pin connection matrix through the fixture.
Two of the submatrices obtain their inputs from the other output of the power splitters.
Another submatrix is connected to a noncritical pulse generator which is also actuated by the test unit.
Another of the submatrices is utilized to transfer the output waveform to a waveform output of the matrix.
This output is connected through a probe Tee to the test unit.
The controller which provides the switching signals to the relays is ultimately under the control of the test unit



Related patents
  High precision capacitance bridge
It is an object of this invention to measure impedance, and particularly capacitance, to extremely high precision at an improved speed and ease of use over prior art. It ...
  Split programmable logic array
The subject invention relates to an improved programmable logic array for producing a particular digital output given a certain digital input. The problem associated ...
  Dynamic re-programmable PLA
An advantage of the present invention resides in the provision of a unique design that is readily adaptable to standard MOS (metal oxide semiconductor) fabrication ...
  Multiple array customizable logic device
The present invention provides an integrated circuit having customizable logic, comprising a first programmable array means for receiving a plurality of first input ...
  Secure integrated circuit chip with conductive shield
We claim: 1. An integrated circuit chip containing a secure area in which secure data is processed and/or stored, comprising a semiconductive layer containing diffusions ...
  High speed state machine
Accordingly, it is an object of the present invention to provide a state machine in which the inputs to the present state latches are biased to increase speed of ...
  Programmable integrated circuit micro-sequencer device
OF THE PREFERRED EMBODIMENTS A preferred implementation of the basic building block of the present invention, the Dynamically Programmable Logic Device (DPLD), is ...
  Eprom low voltage sense amplifier
We claim: 1. A low voltage sense amplifier for an EPROM memory transistor comprising a low voltage inverter having an input selectively couplable to the EPROM memory ...
  Recirculating memory with plural input-output taps
It is an object of this invention to provide a random access memory having serially coupled memory cells. It is another object of the invention to provide a random ...
  Semiconductor memory device comprising address holding flip-flop
This invention is intended to solve the above problem by providing a semiconductor memory device which comprises said flip-flop within the IC and realizes a higher ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved