Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Apparatus-for-sensing-data-in-data-bus-lines

 Safestore frame implementation in a central processor
What is claimed is: 1. In a central processor including: A) data manipulation means for performing ...


 Refresh control for dynamic memory in multiple processor system
In accordance with one embodiment of the invention, a computer system employs three identical CPUs ...


 System and method for providing a fault tolerant computer program runtime support environment
The present invention automatically converts a non-fault tolerant software program into a fault-...


 Multiple processor synchronized halt test arrangement
An object of this invention is to provide a stable testing and debugging environment for a ...


 High-availability computer system with a support logic for a warm start
It is an object of this invention to control the assignment of the logic processors to operating ...


 Redundant read bus for correcting defective columns in a cache memory
Generally, the present invention relates to efficiently implementing column redundancy in a cache ...


 Plural sensor monitoring and display device
We claim: 1. In a monitoring device for monitoring the outputs of a plurality of sensors and ...


 Fault diagnostic distributed processing method and system
It is an object of the present invention to provide a distributed processing system which resolves ...


 Method and system for identification of software application faults
What is claimed is: 1. A method for identification of a fault in a software application associated ...


 System for reading system log
The inventive remote access system provides system administrators with new levels of client/server ...


 Apparatus for sensing data in data bus lines

Details
Inventors: Ahn, Seung H.;
Assignee: Hyundai Electronics Industries Co., Ltd. (Kyoungkido, KR)
Primary Examiner: Sikes; William L.
Assistant Examiner: Phan; Trong
Attorney, Agent or Firm: Darby & Darby

This invention comprises a pair of bit lines; a word line; a pair of data bus lines; bit line sense amplifying means connected to said pair of bit lines and said word line; a voltage difference to current difference converter connected to said bit line sense amplifying means through said pair of bit lines, for converting the voltage difference between said pair of bit lines to the current difference; current sensing means connected to said pair of data bus lines and a power source, for sensing a current flowing to said pair of data bus lines and holding a same voltage level in said pair of data bus lines; and current difference to voltage difference converting and amplifying means connected to said current sensing means, for converting the current difference occurred in said current sensing means to the voltage difference and amplifying the voltage difference.

DETAILED DESCRIPTION It is an object to provide a data sense circuit which prevents the charge share caused by direct connection between the bit lines and the data bus lines, reduces power consumption caused by charge and discharge of the data bus lines by operating the data bus sense amplifier according to current difference, and holds the same voltage level in the data bus lines.
To achieve said object, this invention comprises a pair of bit lines; a word line; a pair of data bus lines; bit line sense amplifying means connected to said pair of bit lines and said wold line; a voltage difference to current difference converter connected to said bit line sense amplifying means through said pair of bit lines, for converting the voltage difference between said pair of bit lines to the current difference; current sensing means connected to said pair of data bus lines and a power source, for sensing a current flowing through said pair of data bus lines and holding the same voltage level in said pair of data bus lines; and current difference to voltage difference converting and amplifying means connected to said current sensing means, for converting the current difference occupied in said current sensing means to the voltage difference and amplifying the voltage difference.



Related patents
  Programmable circuit arrangement
We claim: 1. A circuit which can be programmed by applying a programming voltage so that the circuit delivers a signal at its output having a predetermined binary value, ...
  Read-only memory with few programming signal lines
It is accordingly an object of the present invention to enable a PROM to be programmed using only a small number of input signals. A programmable read-only memory ...
  System for dynamically exchanging and matching revision information between host and terminal
An object of the present invention is to eliminate such a drawback and to provide a system for dynamically exchanging the revision information between the host and the ...
  Registered logic macrocell with product term allocation and adjacent product term stealing
This invention provides a macrocell with product term allocation and adjacent product term stealing. Programmable configuration switches provide product term allocation ...
  Apparatus and method for product term allocation in programmable logic
A programmable logic device having an allocation scheme for pooling product terms is described. In the following description, for purposes of explanation, numerous ...
  Level converter circuit for converting ECL-level input signals
It is therefore an object of the present invention to provide a level converter circuit in view of the aforementioned defects of the prior art, which is capable of ...
  Logic gates with controllable time delay
These needs are met by providing a variable threshold voltage logic element. The threshold voltage is controllably varied, using multiplication means, summation means ...
  Programmable logic cell and array
OF DRAWING FIG. 1 depicts an array 10 of cells 20 formed in accordance with the present invention. As is apparent, the cells are arranged in a two dimensional matrix ...
  Output logic macrocell with enhanced functional capabilities
This invention provides an output logic macrocell for use with a logic block such as a programmable logic array. The output logic macrocell contains an XOR gate, an OR ...
  Graphics system including an output buffer circuit with controlled Miller effect capacitance
Generally, and in one form of the invention, an integrated circuit buffer includes a source follower output transistor having an output and also connected by a voltage ...

0.064

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved