Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Attribute-filter-for-computer-graphics-applications

 Explicit specification of valid compound document data stream structure and content
It is therefore an object of the present invention to provide a way to explicitly define the valid ...


 Output buffer with ground bounce compensation
It is a general object of the present invention to provide a ground bounce compensating output ...


 Stored logic program scanner for a data processor having internal plural data and instruction streams
In order to achieve the above-identified objects, the present invention is directed toward an ...


 Routing address bit selection in a packet switching network
Turning now to the drawing, FIG. 1 is a representation of a packet switching network 100 of the ...


 Optical distribution of analog and digital signals using optical modulators with complementary outputs
This specification discloses the application of integrated-optic devices, and the exploitation of ...


 Apparatus and method for reconstructing data
OF THE PREFERRED EMBODIMENT FIG. 1 shows a schematic and block diagram of the exact embodiment of ...


 Method and apparatus for determining vertical heat flux of geothermal field
An object of this invention is to provide a method of measuring geothermal heat flux in boreholes ...


 Divergent ultrasound arrays
OF PREFERRED EMBODIMENTS The above figures show the theoretical calculation of the field patterns ...


 Microcomputer
I claim: 1. A method of operating a plurality of concurrent processes in a computer system of the ...


 Static type semiconductor memory circuit
It is an object of the present invention to provide a semiconductor memory circuit capable of ...


 Attribute filter for computer graphics applications

Details
Inventors: Gibbons, Daniel G.; Harstad, James A.; Tannenbaum, David C.;
Assignee: International Business Machines Corporation (Armonk, NY)
Primary Examiner: Shaw; Dale M.
Assistant Examiner: Tung; Kee M.
Attorney, Agent or Firm: Walker; Mark S., Kinnaman, Jr.; William A.

A hardware filter for controlling the detectability, highlighting and invisibility of graphics primitives. Each of the three display attributes (detectability, highlighting, and invisibility) being controlled has associated with it both an inclusion counter and an exclusion counter, for a total of six counters. Associated with each class name is a flag, indicating whether the class name is a member of the currently active set, as well as a 6-bit string indicating the effect of the class on each of the six filters. On traversal of the structure hierarchy, upon encountering an order for the addition of a class name to the set, and if the flag corresponding to the class name has not already been set, the flag is set and the corresponding filter counters are incremented in parallel by gating an incrementing signal with the 6-bit string. Similarly, upon encountering an order for the removal of a class name to the set, and the flag corresponding to the class name has not been reset, the flag is reset and the corresponding filter counters are decremented by gating a decrementing signal with the 6-bit string. Subsequently encountered primitives are considered as detectable, highlighted or invisible if the corresponding inclusion filter counter is greater than zero, indicating that the primitive belongs to at least one included class, and the corresponding exclusion filter counter is zero, indicating that the primitive does not belong to any excluded class.

DETAILED DESCRIPTION In general, the present invention contemplates a hardware filter for controlling the detectability, highlighting and invisibility of graphics primitives.
Each of the three display attributes (detectability, highlighting, and invisibility) being controlled has associated with it both an inclusion counter and an exclusion counter, for a total of six counters.
Associated with each class name is a flag, indicating whether the class name is a member of the currently active set, as well as a 6-bit string indicating the effect of the class on each of the six filters.
On traversal of the structure hierarchy, upon encountering an order for the addition of a class name to the set, and if the flag corresponding to the class name has not already been set, the flag is set and the corresponding filter counters are incremented in parallel by gating an incrementing signal with the 6-bit string.
Similarly, upon encountering an order for the removal of a class name to the set, and the flag corresponding to the class name has not been reset, the flag is reset and the corresponding filter counters are decremented by gating a decrementing signal with the 6-bit string.
Subsequently encountered primitives are considered as detectable, highlighted or invisible if the corresponding inclusion filter counter is greater than zero, indicating that the primitive belongs to at least one included class, and the corresponding exclusion filter counter is zero, indicating that the primitive does not belong to any excluded class.
This invention is a hardware solution to the filtering task.
The majority of the operations previously performed strictly in software have been incorporated into hardware.
The result is a dramatic improvement in the overall performance of the filter operations with no loss of generality or function.
Furthermore, this solution requires only modest resources, and thus is inexpensive to implement making it attractive to an entire product range.



Related patents
  Method for extraction of a variable length record from fixed length sectors on a disk drive
A method enables a host processor, which employs variable length (VL) records, to transparently communicate with disk storage which employs fixed length (FL) sectors for ...
  Method for rewriting partial program data in an IC card and apparatus therefor
An object of the present invention is to provide an IC card and a method for rewriting its program in which the rewrite can be accomplished in a very short time by only ...
  Partially resettable, segmented DMA counter
The present invention provides an improved DMA controller, as well as an improved method of operating a DMA controller. The invention recognizes that in many ...
  Multi-level large scale complex integrated circuit having functional interconnected circuit routed to master patterns
Objects, features and advantages of this invention can be attained with provision of an integrated circuit wafer having a nonuniform yield distribution of usable cells ...
  Dynamic replacement of defective memory words
The present invention proceeds from a different system architecture hypothesis than recognized in the prior art. Specifically, the present invention utilizes partially ...
  Fabrication of large power semiconductor composite by wafer interconnection of individual devices
A primary objective of the invention is therefore to provide a method for forming a composite semiconductor from semiconductor devices formed on a single wafer and ...
  Dynamic semiconductor memory device having an enlarged operating margin for information reading
An object of this invention is to improve reliability of the reading operation in the dynamic semiconductor memory. Another object of this invention is to enlarge the ...
  Semiconductor integrated circuit device
In view of the aforesaid problems, an object of the present invention is to provide a semiconductor integrated circuit device comprising power source wirings with ...
  Barrel driving device for camera
An object of the present invention is to eliminate the above-described problem, and to prevent the distance adjusting ring from turning a longer distance than necessary ...
  Cellular automaton for generating random data
We claim: 1. A cellular automaton which generates pseudorandom data, comprising: a series of cells arranged such that each cell receives signals from first and second ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved