Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Boundary-drawing-and-area-filling-logic-for-a-display-system

 Latched fedback memory finite-state-engine
The present invention has been contemplated to overcome the foregoing deficiencies and meet the ...


 Integrated sample and hold circuit
The present invention overcomes this inherent inapplicability of bipolar semiconductor devices by ...


 Digital data processing system with asynchronous sensing units
In order to overcome the aforementioned drawbacks, the invention provides a digital data processing ...


 Cable tester for multipair cables
In elaborating on the particulars of the illustrative embodiment, it is helpful to visualize and ...


 Apparatus and method of testing CML circuits
A test apparatus for CML integrated circuits is shown herein. The apparatus has a test unit which ...


 High precision capacitance bridge
It is an object of this invention to measure impedance, and particularly capacitance, to extremely ...


 Split programmable logic array
The subject invention relates to an improved programmable logic array for producing a particular ...


 Dynamic re-programmable PLA
An advantage of the present invention resides in the provision of a unique design that is readily ...


 Multiple array customizable logic device
The present invention provides an integrated circuit having customizable logic, comprising a first ...


 Secure integrated circuit chip with conductive shield
We claim: 1. An integrated circuit chip containing a secure area in which secure data is processed ...


 Boundary drawing and area filling logic for a display system

Details
Inventors: Butler, Nicholas D.; Gay, Adrian C.;
Assignee: International Business Machines Corporation (Armonk, NY)
Primary Examiner: Harkcom; Gary V.
Assistant Examiner: Zimmerman; Mark K.
Attorney, Agent or Firm: McKinley; Martin J.

A computer graphics system includes display logic (92) comprising a destination bit map (11) containing a plurality of image bits which map to a plurality of pixels for presenting an image, an auxiliary bit map (1) containing a plurality of area boundary bits representing pixels defining an area boundary line which encloses an area of the image, area filling logic (7) for operating upon those image bits enclosed by the area boundary line in order to fill the area with a particular pattern and color, characterized in that the display logic further comprises area boundary drawing logic (5) having line segmentation means to resolve the specified boundary line into a plurality of intersecting two pixel line segments which can, from that time forward, be operated upon separately to define the area boundary bits in accordance with conventional area boundary drawing rules.

DETAILED DESCRIPTION We claim: 1.
A computer graphics system having display logic comprising: a destination bit map containing a plurality of image bits which map to a plurality of pixels for presenting an image; an auxiliary bit map containing a plurality of area boundary bits representing pixels defining an area boundary line which encloses an area of said image; area filling logic for operating upon image bits of said destination bit map that are enclosed by said area boundary line, as represented by said area boundary bits of said auxiliary bit map, in order to fill said area with a particular pattern and color; and area boundary drawing logic having: line segmentation means to resolve a specified boundary line into a plurality of two pixel line segments which line segments can be operated upon separately to define said area boundary bits; direction determining logic for determining a direction of extension and for producing a corresponding direction code comprising a plurality of bits for each pixel in each of said two pixel line segments; means for combining a current boundary pixel stored in said auxiliary bit map with a new boundary pixel, as represented by a direction code corresponding to said new boundary pixel and received from said direction determining logic, via an Exclusive-OR function in order to update said current boundary pixel to a new pixel status, said current boundary pixel coinciding with said new boundary pixel at an intersection of two, two pixel line segments.
2.
A display system as claimed in claim 1 wherein said specified boundary line is a line defined by an incremental line drawing algorithm.




Description:
TECHNICAL FIELD The present invention relates to a display system including apparatus for defining a boundary which encloses a filled image area stored in a display memory.
The filled image area can be part of an image presented by means which are dependent on the nature of the display system.
Common image output devices are printers and displays



Related patents
  Data acquisition system using non-linear digitization intervals
Accordingly, it is a general object of the present invention to provide an improved data acquisition system which overcomes or substantially reduces the above-noted ...
  High speed data acquisition system and method
OF THE PREFERRED EMBODIMENTS Reference will now be made to the drawings wherein like structures will be provided with like reference designations. As indicated earlier, ...
  Data acquisition system and method with a selectable sampling rate
The present invention comprises an improved data acquisition system for digitizing and storing analog data at a selectable sample rate. The analog data signal is first ...
  Data acquisition system comprising real-time analysis and storing means
OF THE INVENTION Although the circuit of the invention is particularly intended to be used in an oscilloscope, notably in a high-frequency digital oscilloscope, or in a ...
  Dither signal insertion inversely proportional to signal level in delta-sigma modulators
The foregoing and other problems are overcome and the foregoing objects and advantages are realized by methods and apparatus in accordance with embodiments of this ...
  Model train control system
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, a model train control system 10 includes a communications transport 12 interconnecting a client program 14 and a ...
  Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a user with operating realism beyond that found in prior art systems. The ...
  Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a user with operating realism beyond that found in prior art systems. The ...
  Integrated circuit testing device with dual purpose analog and digital channels
What is claimed is: 1. An apparatus for performing tests on integrated circuits, each integrated circuit having a plurality of terminals, wherein each of said tests is ...
  Equalization system for modems in a polled arrangement
OF THE PREFERRED EMBODIMENTS In FIG. 1, a data processor 1 is connected to a plurality of remote modems 3a, 3b, 3c . . . 3n via a central modem 5. Each of the remote ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved