Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Cable-tester-for-multipair-cables

 Semiconductor memory device comprising address holding flip-flop
This invention is intended to solve the above problem by providing a semiconductor memory device ...


 Semiconductor integrated circuit device
The inventors of the invention found out that in RAMs with built-in output circuits having a tri-...


 On chip buffering for optimizing performance of a bubble memory
According to the present invention the magnetic domain memory architecture comprises a plurality of ...


 Dynamically programmable logic circuits
It is an object of the present invention to provide a programmable logic circuit which can perform, ...


 Emitter-coupled logic circuit
OF THE PRIOR ART Description will be hereinafter made with reference to FIG. 1 to more clearly ...


 Apparatus and method for reducing power consumption in a computer system
A method and apparatus for reducing the power consumption of a processor in a computer system is ...


 Apparatus and method for displaying PMS information in a portable computer
Accordingly, it is an object of the present invention to provide an improved apparatus and method ...


 Logic circuit
The invention will be described below briefly. Namely, a plurality of ROM's of a large capacity ...


 Control module for reducing ringing in digital signals on a transmission line
In accordance with the present invention, an electronic control module is provided that reduces ...


 For conditioning the input to or the output from an integrated circuit
The present invention has been developed to obviate the above-described problems and has as its ...


 Cable tester for multipair cables

Details
Inventors: Parks, Kenneth B.;
Assignee: Bell Telephone Laboratories, Incorporated (Murray Hill, NJ)
Primary Examiner: Strecker; Gerard R.
Assistant Examiner:
Attorney, Agent or Firm: Nimtz; Robert O.

Multipair cable testing apparatus for detecting transpositions and reversals in the cable pairs includes master unit (100) located at one end of the cable and remote unit (200) located at the other end. Master unit (100) comprises: pair address generator (120) for automatically and sequentially stepping through a grouping of pairs simultaneously terminated by master unit (100); sequencer (110) to sequentially connect, during each testing step, a pair under test to voltage measurement means (150) and then to resistance measurement means (160); indicator means (170) to display the results of the two measurements; and communicating means (175) to transmit the terminal address of the pair under test to remote unit (200). Remote unit (200) comprises: decoder means (210) for receiving the address information of the pair under test; means (220) for terminating the grouping of pairs at predetermined addresses and placing a voltage on all pairs located at the predetermined address except for the pair having the preselected address; and polarity-sensitive resistance means (226,227) connected across each pair and oriented to provide low resistance for a reversal. Indicator means (170) signals a transposition whenever voltage means (150) measures a voltage greater than a predetermined threshold and signals a reversal whenever resistance means (160) measures a resistance less than a predetermined level. Cross-connect apparatus (300) effects detection of transpositions between different pair groupings, and extends automated testing capability to any number of groups.

DETAILED DESCRIPTION In elaborating on the particulars of the illustrative embodiment, it is helpful to visualize and discuss a layout of the complete system in an overview fashion.
Accordingly, FIG.
1 depicts, in combined schematic, block diagram and pictorial form, two units, namely, master unit 100 and remote unit 200, comprising the basic tester, along with necessary connecting means to interface each unit to cable 500 under test.
The 501,502 pair is a good pair prepared to undergo testing, as will be explained shortly.
Pair 503,504 is transposed with pair 505,506, whereas pair 507,508 is reversed, and all are awaiting testing.
To enable units 100 and 200 to operate in synchronism, a set of leads, designated as control channel 175, serves as telemetry and runs between the master and remote units.
Oftentimes control channel 175 is provided by pairs that either have not been affected by the work activity or are manually prechecked.
Channel 175 provides pair address information to remote decoder 210 so that both master decoder 130 and remote decoder 210 can operate, respectively, access switch 140 and termination switch 220 in synchronism.
In order to provide an electrical reference point essentially common to both units 100 and 200, continuous metallic layer 511 comprising the sheath surrounding cable 500 is typically utilized.
Lead 176 connects one end of layer 511 to unit 100, whereas lead 276 connects the other end of layer 511 to unit 200.
At the location of master unit 100, conductors 501, 502, .
.
.
, 508 are connected, respectively, to master unit leads 1011, 1012, .
.
.
, 1018 emanating from the unit, using interposed connectors 310 and correspondingly mated connectors 311.
Similarly, pairs of connectors of the 310,311 type are used to join conductors 501, .
.
.
, 508 to leads 2011, .
.
.
, 2018 at the remote location in the proper sequence presuming no errors.
Testing commences whenever sequencer 110 is reset, under operator initiative, so that testing and sequencing may begin on the first pair 501,502



Related patents
  Apparatus and method of testing CML circuits
A test apparatus for CML integrated circuits is shown herein. The apparatus has a test unit which is capable of determining differences in the pulses and various ...
  High precision capacitance bridge
It is an object of this invention to measure impedance, and particularly capacitance, to extremely high precision at an improved speed and ease of use over prior art. It ...
  Split programmable logic array
The subject invention relates to an improved programmable logic array for producing a particular digital output given a certain digital input. The problem associated ...
  Dynamic re-programmable PLA
An advantage of the present invention resides in the provision of a unique design that is readily adaptable to standard MOS (metal oxide semiconductor) fabrication ...
  Multiple array customizable logic device
The present invention provides an integrated circuit having customizable logic, comprising a first programmable array means for receiving a plurality of first input ...
  Secure integrated circuit chip with conductive shield
We claim: 1. An integrated circuit chip containing a secure area in which secure data is processed and/or stored, comprising a semiconductive layer containing diffusions ...
  High speed state machine
Accordingly, it is an object of the present invention to provide a state machine in which the inputs to the present state latches are biased to increase speed of ...
  Programmable integrated circuit micro-sequencer device
OF THE PREFERRED EMBODIMENTS A preferred implementation of the basic building block of the present invention, the Dynamically Programmable Logic Device (DPLD), is ...
  Eprom low voltage sense amplifier
We claim: 1. A low voltage sense amplifier for an EPROM memory transistor comprising a low voltage inverter having an input selectively couplable to the EPROM memory ...
  Recirculating memory with plural input-output taps
It is an object of this invention to provide a random access memory having serially coupled memory cells. It is another object of the invention to provide a random ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved