Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Clock-receiver-for-network-synchronization-control-of-exchange-system

 Programmable logic device
I claim: 1. A method of operating a computing element to compile a set of state-machine states in ...


 Programmable multiplexing input/output port
The present invention discloses an input/output buffer design for FPGAs and other programmable ...


 Portable terminal which reliably confirms program installation
Therefore, a primary object of the present invention is to provide a portable terminal to be used ...


 Boundary drawing and area filling logic for a display system
We claim: 1. A computer graphics system having display logic comprising: a destination bit map ...


 Data acquisition system using non-linear digitization intervals
Accordingly, it is a general object of the present invention to provide an improved data ...


 High speed data acquisition system and method
OF THE PREFERRED EMBODIMENTS Reference will now be made to the drawings wherein like structures ...


 Data acquisition system and method with a selectable sampling rate
The present invention comprises an improved data acquisition system for digitizing and storing ...


 Data acquisition system comprising real-time analysis and storing means
OF THE INVENTION Although the circuit of the invention is particularly intended to be used in an ...


 Dither signal insertion inversely proportional to signal level in delta-sigma modulators
The foregoing and other problems are overcome and the foregoing objects and advantages are realized ...


 Model train control system
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, a model train control system 10 includes a ...


 Clock receiver for network synchronization control of exchange system

Details
Inventors: Bae, Tae-Kyung;
Assignee: SamSung Electronics Co., Ltd. (Suwon, KR)
Primary Examiner: Butler; Dennis M.
Assistant Examiner:
Attorney, Agent or Firm: Bushnell, Esq.; Robert E.

A clock receiving circuit provides network synchronization control of an exchange system. The clock receiving circuit includes a clock receiving unit for receiving a predetermined number of network synchronization reference clock signals exhibiting differential voltage levels from a trunk or a digital office time supply, and providing output of the network synchronization reference clock signals in corresponding logic levels. A clock determination unit determines whether the network synchronization reference clock signals received in the clock receiving unit are from a trunk or a digital office time supply.

DETAILED DESCRIPTION Therefore, it is an object of the present invention to provide an improved network synchronization control.
It is another object to provide a clock receiving process and circuit for accommodating both trunk clock signals and digital office time supply clock signals.
It is another object to provide a clock receiving circuit for enabling compatibility between conventional networks.
It is still another object to provide a clock receiving process circuit for enabling network synchronization control of an exchange system.
To achieve these and other objects, the present invention provides a clock receiving process and circuit for network synchronization control of an exchange system.
The clock receiving circuit includes a clock receiving unit for receiving a predetermined number of network synchronization reference clock signals exhibiting differential voltage levels from a trunk or a digital office time supply, and providing output of the network synchronization reference clock signals in corresponding logic levels.
A clock determination unit determines whether the network synchronization reference clock signals received in the clock receiving unit are from the trunk or the digital office time supply.



Related patents
  Multi-process emulator suitable for testing software under multi-process environments
An object of this invention is to provide an emulator working efficiently under a multi-process environment, in order to remove the drawbacks of the prior art techniques....
  Method and system for providing event-response capabilities to pseudocode
The present invention includes a method and system for providing event-response and monitoring capabilities to a pseudocode program operating in a message or event-based ...
  High speed parallel binary multiplier
According to the invention there is provided a multiplier circuit which employs a temporary register whose input is coupled in parallel with the input of the accumulator ...
  Color printing, correction, and conversion apparatus and method
OF THE PREFERRED EMBODIMENT While this invention is susceptible of embodiment in many different forms, here is shown in the drawing and will herein be described in ...
  Color image forming method and apparatus for improved image color reproducibility
An object of the present invention is to improve the reproducibility of image colors in a color image forming apparatus. Another object of the present invention is to ...
  Color printer calibration architecture
We claim: 1. A method of calibrating a color printer so that color images defined in terms of colorimetric color signals may be printed on a color printer responsive to ...
  Computer-printable adhesive note system
It is an object of the present invention to provide a computer-printable adhesive note system which overcomes the inadequacies of conventional adhesive notes. It is ...
  Method and apparatus for recording characters
It is an object of the present invention to specify a method and an apparatus for picture-element-by-picture-element and image-line-by-image-line recording of characters,...
  Pick function implementation in a parallel processing system
We claim: 1. In a graphics system in which a predetermined number of pixels representing a fragment of a two-dimensional pixel image are generated in parallel for ...
  Method of multiple CPU logic simulation
The present invention provides a method of simulating the hardware design of a multiple CPU computer system, wherein the CPU's have a common design and the design is ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved