 Apparatus and method of testing CML circuits |
| A test apparatus for CML integrated circuits is shown herein. The apparatus has a test unit which ... |
|
| High precision capacitance bridge |
| It is an object of this invention to measure impedance, and particularly capacitance, to extremely ... |
|
| Split programmable logic array |
| The subject invention relates to an improved programmable logic array for producing a particular ... |
|
| Dynamic re-programmable PLA |
| An advantage of the present invention resides in the provision of a unique design that is readily ... |
|
| Multiple array customizable logic device |
| The present invention provides an integrated circuit having customizable logic, comprising a first ... |
|
| Secure integrated circuit chip with conductive shield |
| We claim: 1. An integrated circuit chip containing a secure area in which secure data is processed ... |
|
| High speed state machine |
| Accordingly, it is an object of the present invention to provide a state machine in which the ... |
|
| Programmable integrated circuit micro-sequencer device |
| OF THE PREFERRED EMBODIMENTS A preferred implementation of the basic building block of the present ... |
|
| Eprom low voltage sense amplifier |
| We claim: 1. A low voltage sense amplifier for an EPROM memory transistor comprising a low voltage ... |
|
| Recirculating memory with plural input-output taps |
| It is an object of this invention to provide a random access memory having serially coupled memory ... |
|
|
Data acquisition system comprising real-time analysis and storing means
| Details |
Inventors: Hungerbuehler, Viktor M.; Mauron, Bernard;
Assignee: Acqiris (Plan-les-Ouates, CH)
Primary Examiner: Young; Brian
Assistant Examiner:
Attorney, Agent or Firm: Pearne & Gordon LLP
The circuit for converting a high-frequency analog input signal (a) into a plurality of digital signals (D.sub.1 -D.sub.N) for processing by a digital processor (8) in a data acquisition system comprises: an analog-to-digital m-bits converter (1), a memory (5) for storing the digital data (d.sub.1 -d.sub.N) converted by said converter, said memory being accessible by said digital processor (8), a circuit (6) for analyzing in real time said digital data (D.sub.1 -D.sub.N), capable of modifying the storage address of said digital data (D.sub.1 -D.sub.N) in said memory (5) following the detection of a predefined event in said digital data (D.sub.1 -D.sub.N). |
|
DETAILED DESCRIPTION OF THE INVENTION Although the circuit of the invention is particularly intended to be used in an oscilloscope, notably in a high-frequency digital oscilloscope, or in a transitory recorder, the one skilled in the art will understand that this circuit can also be used in any high-frequency data acquisition system, in particular when the sampling frequency of the digitizer or digitizers is equal to, or greater than, the external bus frequency of the digital processor.
FIG.
1 illustrates a block diagram of the whole conversion circuit according to the invention.
This circuit is intended for use in a data acquisition system of a known type.
At least one analog signal a to be analyzed is converted into a digital signal b by at least one digitizer 1 of known type.
The digitizer 1 comprises preferably a sample-and-hold stage and an analog-to-digital converter mounted in series.
The digitizer 1 supplies at each sampling time, determined by a clock signal CK supplied by the clock generator 3, a sampled value corresponding to the instant value of the analog signal a.
In order for this analog signal a to be represented unambiguously by the digital signal b, the digitizer 1 must use a sampling frequency at least equal to the Nyquist frequency, i.
e.
a frequency at least equal to the double of the maximum frequency of the analog signal.
If the circuit is intended to analyze signals of several hundreds of MHz, one will thus preferably choose a sampling frequency greater than 500 MHz, preferably greater than 1 GHz.
In an embodiment not represented, it is also possible to use in the framework of this invention several digitizers supplying interlaced digital samples, in order to increase the possible sampling frequency with a given type of digitizer.
The resolution of the digitizer 1 depends on the needs of the specific application; in many high-frequency applications, a digitizer with a relatively low resolution, supplying sampled values coded for example with a number of bits m of 8, 10 or 12, is sufficient, the invention being however not limited to these values of m
|
| Related patents |
|
|
Dither signal insertion inversely proportional to signal level in delta-sigma modulators
The foregoing and other problems are overcome and the foregoing objects and advantages are realized by methods and apparatus in accordance with embodiments of this ...
|
|
|
Model train control system
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, a model train control system 10 includes a communications transport 12 interconnecting a client program 14 and a ...
|
|
|
Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a user with operating realism beyond that found in prior art systems. The ...
|
|
|
Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a user with operating realism beyond that found in prior art systems. The ...
|
|
|
Integrated circuit testing device with dual purpose analog and digital channels
What is claimed is: 1. An apparatus for performing tests on integrated circuits, each integrated circuit having a plurality of terminals, wherein each of said tests is ...
|
|
|
Equalization system for modems in a polled arrangement
OF THE PREFERRED EMBODIMENTS In FIG. 1, a data processor 1 is connected to a plurality of remote modems 3a, 3b, 3c . . . 3n via a central modem 5. Each of the remote ...
|
|
|
Latched fedback memory finite-state-engine
The present invention has been contemplated to overcome the foregoing deficiencies and meet the above described needs. The latched fedback-memory finite-state-engine of ...
|
|
|
Integrated sample and hold circuit
The present invention overcomes this inherent inapplicability of bipolar semiconductor devices by providing a high speed sample and hold circuit comprising bipolar ...
|
|
|
Digital data processing system with asynchronous sensing units
In order to overcome the aforementioned drawbacks, the invention provides a digital data processing system of the type which can be used to protect a large-scale analog ...
|
|
|
Cable tester for multipair cables
In elaborating on the particulars of the illustrative embodiment, it is helpful to visualize and discuss a layout of the complete system in an overview fashion. A...
|
|
|
CPUs 
