Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Data-flow-processor-which-combines-packets-having-same-identification-and-destination-and-synchronizes-loop-variables-for-detecting-processing-loop-termination

 Method and apparatus for detecting a binary convoluted coded signal
Matched filters for detecting signals of known wave-shape are extensively used in sounding or ...


 Bus control method and apparatus
An object of the present invention is to provide a bus control method and apparatus which, in order ...


 Method of automatically extracting a contrasting object in a digital image
What is claimed is: 1. A method for extracting a contrasting object in a digital image comprising: ...


 Computer memory apparatus
The above and other objects are achieved in a preferred embodiment of the memory subsystem of the ...


 Electro-optic binary adder
What is claimed is: 1. An electro-optic adder for summing binary addends having N bits comprising: ...


 Resolution conversion of bitmap images using error term averaging
OF AN ILLUSTRATIVE EMBODIMENT In FIG. 1, an image conversion system is shown having an image ...


 ***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST*** *** NO IMAGES AVAILABLE***
Description:...


 Concentrator system with polling-response means for detecting failures to stop tariff charges on locally established intraoffice calls
It is therefore an object of the present invention to discontinue the operation of the tariff ...


 Method for testing a transceiver, and base station of a time-divisional radicommunication system
FIG. 1 shows part of a preferred embodiment of the base station according to the invention. FIG. 1 ...


 N+K sparing in a telecommunications switching environment
FIGS. 1 and 2 show in block diagram form an illustrative switching system of a self-routing ...


 Data flow processor which combines packets having same identification and destination and synchronizes loop variables for detecting processing loop termination

Details
Inventors: Yoshida, Shinichi;
Assignee: Sharp Kabushiki Kaisha (Osaka, JP)
Primary Examiner: Williams, Jr.; Archie E.
Assistant Examiner: Coleman; Eric
Attorney, Agent or Firm:

A data flow type information processor includes a program storing portion, a data pair producing portion and a processing portion. In the data flow type information processor in executing a data flow program having a loop structure, a function for synchronizing with all of loop variables, that is, function for assuring that the value of all of the loop variables are determined in a loop execution stage to be considered, is applied to a group of instruction information for determining a loop termination.

DETAILED DESCRIPTION An object of the present invention is to provide an execution control system of a data flow program which can eliminate the above described problems and which has a high efficiency of a program execution and uses simple hardware.
According to the data flow type information processor of the present invention, identifier (color) information for identifying different data sets is applied to a data packet, and means for determining the condition of a loop termination is adapted to determine completion of one cycle in the loop structure.
According to the present invention, the number of operators and the number of instruction executions required for assuring completion of one cycle in the loop structure can be reduced, and loop processing between different data sets can be executed in parallel.
As a result, efficiency of program execution can be increased.
In addition, only one kind of token can be used, so that data and control processing can be handled in a unified manner, resulting in simplification of hardware.
These objects and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.



Related patents
  Method and apparatus for real time compression and decompression of a digital motion video signal using a fixed Huffman table
A method and apparatus for real time compression and decompression of a digital motion video signal is disclosed. According to the present invention, a bitstream ...
  Method and apparatus for encoding/decoding image data
OF THE PREFERRED EMBODIMENT The present invention relates to a method and apparatus for video encoding/decoding. In the following description, for the purposes of ...
  System and method for communicating information to and from a single chip computer system through an external communication port with translation circuitry
The invention provides a computer system including a microprocessor on a single integrated circuit chip comprising an on-chip CPU with a plurality of registers, a ...
  Semiconductor integrated circuits with power reduction mechanism
The present invention relates to semiconductor integrated circuits suitable for high-speed and low-power operation, and particularly to a semiconductor integrated ...
  Semiconductor integrated circuit device having power reduction mechanism
It is an object of the present invention to provide a semiconductor integrated circuit capable of operating at high speed and with low power consumption even when the ...
  Semiconductor integrated circuit device having a hierarchical power source configuration
It is therefore an object of the present invention to provide a semiconductor integrated circuit device which can be operated stably and at high speed with low current ...
  Semiconductor integrated circuit device in which influence of power supply noise on internal circuitry during operation of input/output buffer is prevented
An object of the present invention is to provide semiconductor integrated circuit device in which influence of power supply noise to internal circuitry when a buffer ...
  Refresh method capable of reducing memory cell access time in semiconductor memory device
Therefore, an object of the present invention is to provide a refresh method for a semiconductor memory device capable of reducing memory cell access time and performing ...
  Food pouch with integral collar
In order to overcome the limitation and economic drawbacks encountered in the manufacture of flexible pouches of the type described hereinabove, the present invention ...
  Apparatus for evaluating a polynomial function using an array of optical modules
I claim: 1. Apparatus for providing an optical analog intensity that is approximately proportional to the value of a polynomial function expressible in the form ##STR4## ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved