Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Dedicated-local-line-interconnect-layout

 Logic circuit system with latch circuits for reliable scan-path testing
It is, therefore, a primary object of the present invention to provide an IC logic circuit having ...


 Optional single or double clocked latch
The present invention is especially directed towards a programmable latching circuit which can ...


 Dynamic logic circuit with reduced operating current
Accordingly, it is an object of the present invention to provide a dynamic logic circuit which has ...


 Subroutine control circuitry for providing subroutine operations in a data processing system in which tasks are executed on a microprogrammed level
In the aforementioned patent applications, an embodiment of a microprogrammed data processing ...


 Edge sensitive set-reset flip flop
Accordingly, it is the object of this invention to provide an improved edge sensitive set-reset ...


 Master-slave multivibrator with improved metastable response characteristic
In accordance with the present invention, a master-slave flip-flop device having a master segment ...


 Arbiter circuits with metastable free outputs
The two-input arbiter circuit shown in FIG. 1 includes input terminals 10 and 11 and output ...


 One or more input asynchronous register
The present invention is directed to a unique register configured like an edge-triggered "D" type ...


 Fast sense amplifier
With reference to FIG. 1 there is shown a sense amplifier 10. An NPN transistor 11 has a base 17 ...


 Slotted arbitration without time jitter in a table driven protocol
In accordance with the principals of the present invention a media access protocol is provided ...


 Dedicated local line interconnect layout

Details
Inventors: Duong, Khue; Trimberger, Stephen M.;
Assignee: XILINX, Inc. (San Jose, CA)
Primary Examiner: Hardy; David B.
Assistant Examiner:
Attorney, Agent or Firm: Murabito; Anthony C., Casey; Michael R., Harms; Jeanette S.

An electrical connection arrangement for a programmable integrated circuit is provided. An electrical device is disposed proximate to a vertical longline which is used for transporting address and data signals. The electrical device includes a vertical address line extending from the device. A horizontally arranged interconnection line is electrically connected to the vertical address line extending from the device. Furthermore, the horizontally arranged interconnection line is programmably connectable to the vertical longline. By electrically hardwire connecting the horizontally arranged interconnection line to the vertical address line extending from the device, only one programmable interconnect point is required to transfer signals from the vertical longline into the electrical device itself. Thus, impedance is reduced, while addressing speed is improved. Also, by adding additional horizontal interconnect lines, the present invention reduces routing barriers.

DETAILED DESCRIPTION An electrical connection arrangement for a programmable integrated circuit is described.
An electrical device is disposed proximate to a vertical arranged longline which is used for transporting address and data signals.
The electrical device has a vertical address line extending from the device.
A horizontally arranged interconnection line is permanently connected to the vertical address line extending from the device.
Furthermore, the horizontally arranged interconnection line is programmably connectable to the vertical longline arranged proximate to the electrical device.
By permanently connecting the horizontally arranged interconnection line to the vertical address line extending from the device, only one programmable interconnect point is required to transfer signals from the vertical longline into the electrical device.
Thus, impedance is reduced, while addressing speed is improved.
Also, by adding additional horizontal interconnect lines, the present invention reduces routing barriers.
In one embodiment of the present invention the electrical device includes a configurable logic block having a look-up table.
The vertical address line extends from the look-up table and is hardwire connected to the horizontal local interconnect line.
The horizontally arranged local interconnect line is disposed across a vertical global longline for programmably coupling thereto.
Also included in one embodiment is a second horizontal local interconnect line disposed across the vertical global longline and the vertical address line.
The second horizontally arranged local interconnect line is adapted to programmably couple to the vertical address line.



Related patents
  Tile-based modular routing resources for high density programmable logic device
The present invention relates to signal routing resource tiles that can be manipulated as circuit "cells" in that they can be readily characterized and implemented on a ...
  Programmable logic array integrated circuits
The present invention provides programmable logic array integrated circuits in which signal conductors are interconnected not by relatively large and complex ...
  One chip microcomputer having programmable I/O terminals programmed according to data stored in nonvolatile memory
A one-chip microcomputer according to the present invention is characterized by an initial reset circuit for producing a first initial reset signal having a first reset ...
  Electric socket adapter
In accordance with this invention, a socket adapter having any combination of a rectifier, bilateral SCR or thermistor housing therein is provided for advantageous use ...
  Memory arbitration between timekeeping circuitry and general purpose computer
It is, therefore, an object of this invention to provide a method and circuitry for arbitrating data being written into a common or shared memory. Shown in an ...
  Transition for electrical apparatus
I claim: 1. An electrical transition comprising: a) a nonconductive base having extending upwardly therefrom i) at least one side rail; and ii) at least one interior ...
  Microprogram control system
The present invention intends to eliminate the above disadvantages and has for its object to provide a simplified microprogram control system which has flexibility in ...
  Digital data processing system having object-based logical memory addressing and self-structuring modular memory
What is claimed is: 1. A memory for use in a digital data system, comprising: memory bank means (MSB 1810) comprising a plurality of memory array means (MA 1812) for ...
  Data bank priority system
OF THE PREFERRED EMBODIMENT Turning now to the drawings, there is shown in FIG. 1 part of a data handling system including a central processing unit (CPU) or ...
  Integrated circuit device having a memory and majority logic
I claim: 1. An integrated circuit device comprising: a memory having at least first, second and third memory locations; an address decoder coupled to said memory; a ...

0.104

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved