Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Distributed-processing-system-with-checkpoint-restart-facilities-wherein-checkpoint-data-is-updated-only-if-all-processors-were-able-to-collect-new-checkpoint-data

 Control circuit and method for controlling a data line switching circuit in a semiconductor memory device
Accordingly, it is an object of the present invention to provide a semiconductor memory device ...


 Scan path circuitry including a programmable delay circuit
In one embodiment, the present invention concerns a circuit for delaying a signal. The circuit ...


 Apparatus and method for enhancing data transfer to or from a SDRAM system
The problems outlined above are in large part solved by an improved memory bus transfer technique ...


 Single-chip microcomputer
The present invention relates to construction of a logic device (a random logic circuit), within ...


 Self-timed interface for a network of computer processors interconnected in parallel
An object of this invention is the provision of a cost effective bus data transfer system that can ...


 Semiconductor integrated circuits with power reduction mechanism
The present invention relates to semiconductor integrated circuits suitable for high-speed and low-...


 Testing integrated circuits provided on a carrier
OF THE PREFERRED EMBODIMENTS Description of an integrated circuit. FIG. 1 is a block diagram of an ...


 Method and device for depuncturing data
The present invention relates in general to a method and device for depuncturing data in the ...


 Method and apparatus for the generation of simple burst error correcting cyclic codes for use in burst error trapping decoders
OF THE INVENTION Basic concepts and operations according to preferred embodiments of the present ...


 Indicator apparatus for indicating notes emitted by means of a musical instrument
I claim: 1. Apparatus for indicating the presence of musical notes and for identifying the musical ...


 Distributed processing system with checkpoint restart facilities wherein checkpoint data is updated only if all processors were able to collect new checkpoint data

Details
Inventors: Sugano, Hiroshi;
Assignee: Kabushiki Kaisha Toshiba (Kawasaki, JP)
Primary Examiner: Harrell; Robert B.
Assistant Examiner:
Attorney, Agent or Firm: Cushman, Darby & Cushman

Data processors, each comprising a distributed processing system, include means for executing checkpoint restart processing synchronously with each other. Each of the data processors erases old checkpoint data when it can execute restart processing based on new checkpoint data. When one of the data processors cannot execute the restart processing based on the new checkpoint data, the other of the data processors executes the restart processing based on the old checkpoint data synchronously with the one of the data processors.

DETAILED DESCRIPTION It is therefore an object of the present invention to provide a distributed processing system with checkpoint restart facilities which allows each of a number of data processors comprising the system to execute the checkpoint restart facilities synchronously with another data processor in the system to prevent difficulties from arising in data transmission and reception among the data processors.
According to the present invention there is provided a distributed processing system with restart processing facilities comprising: communication control means, which are installed in each of a plurality of data processors constituting said system and which execute a predetermined program, for allowing transmission and reception of data between said data processors; checkpoint processing means for causing one of said data processors to request another data processor to collect checkpoint data via said communication control means and for determining, based on the response from the other data processor, the values of checkpoint data necessary for restart processing data storage means installed in each of said data processors for storing the checkpoint data determined by said checkpoint processing means; and restart processing means installed in each of said data processors for restarting said program on the basis of the checkpoint data stored in said data storage means.
Additional objects and advantages of the invention will be set forth in the following description, and in part will be obvious from the description, or may be learned by practice of the invention.
The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out in the appended claims.



Related patents
  Management method for a multiprocessor system
It is an object of the present invention to solve the above problems. The present invention provides a multiprocessor system including at least one supervisor to which a ...
  CMOS output buffer circuit with improved ground bounce
Accordingly, it is a general object of the present invention to provide a CMOS output buffer circuit with a significant reduction in ground bounce which is relatively ...
  Selectable edge rate CMOS output buffer circuit
I claim: 1. A CMOS tristate output buffer circuit having an output pullup driver (P1) and an output pulldown driver (N1) coupled to an output (V.sub.OUT), a pullup ...
  State machine for executing commands within a minimum number of cycles by accomodating unforseen time dependency according to status signals received from different functional sections
The above and other objects of the present invention are achieved in a preferred embodiment of a unit which includes a state machine for defining sequential states used ...
  Software controlled power shutdown in an integrated circuit
An object of the invention is control of power shutdown within an integrated circuit without the use of dedicated package pins. A feature of the invention is the use of ...
  Integrated circuit with a low-power mode and clock amplifier circuit for same
Accordingly, there is provided, in one form, an integrated circuit with a low-power mode, comprising an inverter portion, a resistor, a logic portion, and an internal ...
  Low power clocking apparatus and method
A low power clocking apparatus and method is used to reduce power consumption by an electronic system or an integrated circuit that is coupled to an external system via ...
  On chip monitor
Having thus described our invention, what we claim as new, and desire to secure by Letters Patent is: 1. In an integrated digital logic circuit chip having an LSSD ...
  Parallel data transmission unit using byte error correcting code
An object of the invention, therefore, is to overcome the problems existing in the prior art and to provide a parallel data transmission unit in which an error ...
  Semiconductor memory device with redundancy structure suppressing power consumption
OF THE PRESENT INVENTION Referring to FIG. 2, the difference between the structure of FIGS. 1 and 2 is located in fuses. Fuses A and B, serving as cutting means, are ...

0.034

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved