Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs For-conditioning-the-input-to-or-the-output-from-an-integrated-circuit

 Graphics system including an output buffer circuit with controlled Miller effect capacitance
Generally, and in one form of the invention, an integrated circuit buffer includes a source ...


 Safestore frame implementation in a central processor
What is claimed is: 1. In a central processor including: A) data manipulation means for performing ...


 Refresh control for dynamic memory in multiple processor system
In accordance with one embodiment of the invention, a computer system employs three identical CPUs ...


 System and method for providing a fault tolerant computer program runtime support environment
The present invention automatically converts a non-fault tolerant software program into a fault-...


 Multiple processor synchronized halt test arrangement
An object of this invention is to provide a stable testing and debugging environment for a ...


 High-availability computer system with a support logic for a warm start
It is an object of this invention to control the assignment of the logic processors to operating ...


 Redundant read bus for correcting defective columns in a cache memory
Generally, the present invention relates to efficiently implementing column redundancy in a cache ...


 Plural sensor monitoring and display device
We claim: 1. In a monitoring device for monitoring the outputs of a plurality of sensors and ...


 Fault diagnostic distributed processing method and system
It is an object of the present invention to provide a distributed processing system which resolves ...


 Method and system for identification of software application faults
What is claimed is: 1. A method for identification of a fault in a software application associated ...


 For conditioning the input to or the output from an integrated circuit

Details
Inventors: Kawana, Keiichi;
Assignee: Kawasaki Steel Corporation (Hyogo, JP)
Primary Examiner: Hudspeth; David
Assistant Examiner:
Attorney, Agent or Firm: Oliff & Berridge

In a programmable input/output circuit connected to an input terminal or an output terminal of an integrated circuit, a desirable combination from signals including a signal of the input terminal, an input or output signal of a storage element, an input or output signal of a combinational logic circuit, an input or output signal of another selector and the like is selected by use of at least one programmable selector, processed and output into the output terminal, so that an input or output circuit for performing a desirable signal process can be provided. Further, at least one dynamic selector circuit is provided, so that an output signal from another input/output circuit can be input into the storage element and an output signal from the storage element can be supplied to another input/output circuit.

DETAILED DESCRIPTION The present invention has been developed to obviate the above-described problems and has as its first object the provision of a programmable input/output circuit connected to an input terminal or an output terminal of an IC, wherein processing of input signals or output signals can be performed programmably, and, when this input/output circuit is used in a PLD, the efficiency of use of a programmable logic element can be improved.
Furthermore, a second object of the present invention is to provide a programmable input/output circuit connectable to other input/output circuits, whereby expansion is made easy.
To achieve the above-described first object, the present invention contemplates an input/output circuit connected to an input terminal or an output terminal of an IC, wherein the input/output circuit includes at least one input terminal, at least one storage element, at least one combinational logic circuit, at least one output terminal and at least one programmable selector, and two or more signals from signals including at least a signal from the input terminal, an output signal from the storage element and an output signal from the combinational logic circuit are connected to an input terminal of the selector and an output selected by the selector is connected to any one of the input/output terminals including at least an input terminal of the storage element, an input terminal of the combinational logic circuit and the aforesaid output terminal.
To achieve the above-described second object, the present invention contemplates an input/output circuit connected to an input terminal or an output terminal of an IC, wherein the input/output circuit includes at least one input terminal, at least one storage element, at least one output terminal, at least one programmable selector and at least one dynamic selector circuit, and the dynamic selector circuit supplies a signal selected from signals including at least an output signal from another input/output circuit and a signal from the aforesaid input terminal to an input terminal of the storage element and an output signal from the storage element can be supplied to another input/output circuit as well



Related patents
  Apparatus for sensing data in data bus lines
It is an object to provide a data sense circuit which prevents the charge share caused by direct connection between the bit lines and the data bus lines, reduces power ...
  Programmable circuit arrangement
We claim: 1. A circuit which can be programmed by applying a programming voltage so that the circuit delivers a signal at its output having a predetermined binary value, ...
  Read-only memory with few programming signal lines
It is accordingly an object of the present invention to enable a PROM to be programmed using only a small number of input signals. A programmable read-only memory ...
  System for dynamically exchanging and matching revision information between host and terminal
An object of the present invention is to eliminate such a drawback and to provide a system for dynamically exchanging the revision information between the host and the ...
  Registered logic macrocell with product term allocation and adjacent product term stealing
This invention provides a macrocell with product term allocation and adjacent product term stealing. Programmable configuration switches provide product term allocation ...
  Apparatus and method for product term allocation in programmable logic
A programmable logic device having an allocation scheme for pooling product terms is described. In the following description, for purposes of explanation, numerous ...
  Level converter circuit for converting ECL-level input signals
It is therefore an object of the present invention to provide a level converter circuit in view of the aforementioned defects of the prior art, which is capable of ...
  Logic gates with controllable time delay
These needs are met by providing a variable threshold voltage logic element. The threshold voltage is controllably varied, using multiplication means, summation means ...
  Programmable logic cell and array
OF DRAWING FIG. 1 depicts an array 10 of cells 20 formed in accordance with the present invention. As is apparent, the cells are arranged in a two dimensional matrix ...
  Output logic macrocell with enhanced functional capabilities
This invention provides an output logic macrocell for use with a logic block such as a programmable logic array. The output logic macrocell contains an XOR gate, an OR ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved