Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs High-speed-data-acquisition-system-and-method

 Digital data processing system with asynchronous sensing units
In order to overcome the aforementioned drawbacks, the invention provides a digital data processing ...


 Cable tester for multipair cables
In elaborating on the particulars of the illustrative embodiment, it is helpful to visualize and ...


 Apparatus and method of testing CML circuits
A test apparatus for CML integrated circuits is shown herein. The apparatus has a test unit which ...


 High precision capacitance bridge
It is an object of this invention to measure impedance, and particularly capacitance, to extremely ...


 Split programmable logic array
The subject invention relates to an improved programmable logic array for producing a particular ...


 Dynamic re-programmable PLA
An advantage of the present invention resides in the provision of a unique design that is readily ...


 Multiple array customizable logic device
The present invention provides an integrated circuit having customizable logic, comprising a first ...


 Secure integrated circuit chip with conductive shield
We claim: 1. An integrated circuit chip containing a secure area in which secure data is processed ...


 High speed state machine
Accordingly, it is an object of the present invention to provide a state machine in which the ...


 Programmable integrated circuit micro-sequencer device
OF THE PREFERRED EMBODIMENTS A preferred implementation of the basic building block of the present ...


 High speed data acquisition system and method

Details
Inventors: Haab, Dan; Patten, Dan; Rollins, Richard; Johnson, Kent; Lee, Edgar D.;
Assignee: Sensar Corporation (Sandy, UT)
Primary Examiner: Young; Brian K.
Assistant Examiner:
Attorney, Agent or Firm: Thorpe, North & Western

A high speed data acquisition system which acquires an analog signal, converts it to digital data, and compresses the large volume of accumulated data into a format that can be handled in a microcomputer environment. The data acquisition system of the present invention can rapidly and continuously acquire and process large volumes of data. Included is an averaging circuit which allows the present invention to efficiently process and store large amounts of data uninterruptedly. The present invention is thus well suited for applications that require uninterrupted high-speed sampling over long periods of time.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Reference will now be made to the drawings wherein like structures will be provided with like reference designations.
As indicated earlier, in some instances it is very desirable to optimize a data acquisition system for averaging the data as it is gathered.
Averaging provides several advantages.
First, in a properly designed averaging data acquisition system, less data storage space is required since there is less data to be stored.
The amount of storage required is calculated by Equation (1).
##EQU1## where: Memory Required is in samples; Sampling Rate is in Hz; Test Duration is in seconds.
As shown by Equation (1), the storage requirement is decreased in direct proportion to the number of averages taken with other parameters remaining constant.
Second, when averaging is used the speed at which the storage devices can input and output data can be reduced.
This is because averaged data appears at the storage devices at a reduced rate as expressed by Equation (2).
##EQU2## where: s=memory speed in seconds r=sampling rate in Hz n=number of averages The memory speed parameter provides the requirement for an initial module of memory which is included in the data acquisition system with other modules having the same or lesser speed characteristics.
For a high speed data acquisition system the initial module of memory, also referred to as a buffer, is typically comprised of high speed static random access memory (SRAM) as is known in the art.
For example, in the case of a data acquisition system sampling data at 100 MHz with no averaging the SRAM buffer would need to store data at 10 nanosecond intervals.
If it is necessary to store more than a few million samples the previously available methods and devices require circuit arrangements which are cost prohibitive in the case of many applications.
Conversely, if the same data which was sampled at 100 MHz was averaged 1,000 times before being stored, the memory devices would only be required to store data at 10 microsecond intervals



Related patents
  Data acquisition system and method with a selectable sampling rate
The present invention comprises an improved data acquisition system for digitizing and storing analog data at a selectable sample rate. The analog data signal is first ...
  Data acquisition system comprising real-time analysis and storing means
OF THE INVENTION Although the circuit of the invention is particularly intended to be used in an oscilloscope, notably in a high-frequency digital oscilloscope, or in a ...
  Dither signal insertion inversely proportional to signal level in delta-sigma modulators
The foregoing and other problems are overcome and the foregoing objects and advantages are realized by methods and apparatus in accordance with embodiments of this ...
  Model train control system
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, a model train control system 10 includes a communications transport 12 interconnecting a client program 14 and a ...
  Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a user with operating realism beyond that found in prior art systems. The ...
  Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a user with operating realism beyond that found in prior art systems. The ...
  Integrated circuit testing device with dual purpose analog and digital channels
What is claimed is: 1. An apparatus for performing tests on integrated circuits, each integrated circuit having a plurality of terminals, wherein each of said tests is ...
  Equalization system for modems in a polled arrangement
OF THE PREFERRED EMBODIMENTS In FIG. 1, a data processor 1 is connected to a plurality of remote modems 3a, 3b, 3c . . . 3n via a central modem 5. Each of the remote ...
  Latched fedback memory finite-state-engine
The present invention has been contemplated to overcome the foregoing deficiencies and meet the above described needs. The latched fedback-memory finite-state-engine of ...
  Integrated sample and hold circuit
The present invention overcomes this inherent inapplicability of bipolar semiconductor devices by providing a high speed sample and hold circuit comprising bipolar ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved