 Semiconductor junction antifuse circuit |
| A junction antifuse is formed by one or more reverse-biased semiconductor junctions. In one ... |
|
| Programmable logic array intergrated circuit devices |
| These and other objects of the invention are accomplished in accordance with the principles of the ... |
|
| Scalable multiple level tab oriented interconnect architecture |
| An improved field programmable gate array (FPGA) is provided which includes tab network connectors ... |
|
| Programming architecture for a programmable integrated circuit employing antifuses |
| OF THE PREFERRED EMBODIMENTS FIG. 1 is a diagram showing how FIGS. 1A, 1Ba, 1Bb, 1Bc, 1C, 1D, 1E, 1... |
|
| High density programmable logic device |
| The programmable logic device (PLD) of this invention is a high density segmented PAL-like device ... |
|
| Dedicated local line interconnect layout |
| An electrical connection arrangement for a programmable integrated circuit is described. An ... |
|
| Tile-based modular routing resources for high density programmable logic device |
| The present invention relates to signal routing resource tiles that can be manipulated as circuit "... |
|
| Programmable logic array integrated circuits |
| The present invention provides programmable logic array integrated circuits in which signal ... |
|
| Electric socket adapter |
| In accordance with this invention, a socket adapter having any combination of a rectifier, ... |
|
|
Inverter function logic gate
| Details |
Inventors: Price, John E.; De Clue, Larry W.;
Assignee: Amdahl Corporation (Sunnyvale, CA)
Primary Examiner:
Assistant Examiner:
Attorney, Agent or Firm:
A bipolar logic gate is provided which will perform logical operations involving the complement of one or more input signals. The gate resembles the conventional ECL OR/NOR gate circuit except that a level shift input transistor is substituted for the standard reference transistor and shifts the voltage level of the input signal whose complement is to be included in the logical operation. A voltage shift of about -0.4 volts occurs either at the base or on the emitter of the level shift input transistor. As a consequence of the voltage shift and subsequent comparison with unshifted voltages, the input voltages are compared with each other rather than with a reference voltage, V.sub.BB. Logically, the complement of the input is included in the OR'd and NOR'd outputs provided on the output lines. The logic gate may be incorporated in combinational and sequential logic circuits. |
|
DETAILED DESCRIPTION What is claimed is: 1.
A bipolar gate circuit for Performing a logical operation on data represented by input signals including a logical operation on the complement of data represented by one of the input signals, comprising: at least one input transistor; a resistor connected between the collector of said at least one input transistor and the supply voltage, V.
sub.
CC ; at least one level shift input bipolar transistor means having its emitter connected to the emitter of said at least one input transistor and having its base coupled to the input signal whose complementary data is included in said logical operation; a second resistor connected between the collector of said at least one level shift input bipolar transistor means and said supply voltage, V.
sub.
CC ; a current source connected to said common emitter connection of said at least one input transistor and said at least one level shift input bipolar transistor means; whereby said level shift input pipolar transistor means serves to shift the level of the input signal whose complementary data is included in said logical operation to a level below the standard ECL signal levels so that the signal delivered to the common emitter connection is a level shifted representation of said input signal whose complementary data is included in said logical operation.
2.
A bipolar gate circuit in accordance with claim 1 in combination with an output transistor having its base connected to said collector of said at least one input transistor, having its collector connected to the supply voltage V.
sub.
CC and having its emitter coupled through a pulldown resistor to the low potential V.
sub.
EE, whereby the voltage level on said emitter of said output transistor constitutes a NOR logic combination of the logic signals on said at least one input transistor and said complement of said input signal supplied to said level shift input bipolar transistor means.
3.
A bipolar gate circuit in accordance with claim 2 in combination with another output transistor having its base connected to said collector of sait at least one level shift input bipolar transistor means, having its collector connected to said supply line, V
|
| Related patents |
|
|
Logic level control for current switch emitter follower logic
Briefly, the present invention comprises a logic circuit network for producing both a first logic level and a different adjustable second logic level in response to at ...
|
|
|
ECL output buffer circuit with improved compensation
Accordingly, it is a general object of the present invention to provide an improved ECL output buffer circuit which overcomes the disadvantages of the prior art output ...
|
|
|
FPGA having logic cells configured by SRAM memory cells and interconnect configured by antifuses
According to the invention, an FPGA is provided which combines antifuse and static memory cell programming technologies. Static memory cells determine the functions of ...
|
|
|
Programmable logic integrated circuits with partitioned logic element using shared lab-wide signals
The invention provides an improved programmable logic device for use in digital circuits and systems in which a LE is implemented as at least two LUTs and where LUTs are ...
|
|
|
Field programmable gate array with mask programmed analog function circuits
OF A PREFERRED EMBODIMENT Those of ordinary skill in the art will realize that the following description of the present invention is illustrative only and not in any ...
|
|
|
Programming architecture for a programmable integrated circuit employing antifuses
OF THE PREFERRED EMBODIMENTS FIG. 1 is a diagram showing how FIGS. 1A, 1Ba, 1Bb, 1Bc, 1C, 1D, 1E, 1Fa, 1Fb, 1Fc, 1G, 1H, 1I, 1Ja, 1Jb, 1Jc, 1K, 1L, 1M, 1Na, 1Nb, 1Nc, 1O...
|
|
|
Computer-implemented method of optimizing a time multiplexed programmable logic device
In accordance with the present invention, a computer-implemented method of optimizing a time multiplexed programmable logic device includes identifying a micro cycle, ...
|
|
|
Power-up circuit for field programmable gate arrays
FIG. 1 is an illustration of a portion of a prior art device 100 showing a first logic module 101 and a second logic module 102 that have been interconnected by ...
|
|
|
Method and structure for loading data into several IC devices
The present invention provides a method and structure for loading data into a plurality of integrated circuit devices. The devices are tied together as a series array ...
|
|
|
Method and apparatus for calculating an error detecting code block in a disk drive controller
OF THE DRAWINGS FIG. 1 is a block diagram of a computer system including a disk drive subsystem according to the present invention. In FIG. 1, a plurality of N central ...
|
|
|
CPUs 
