Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Mechanism-for-broadcasting-data-in-a-massively-parallell-array-processing-system

 Mechanism for broadcasting data in a massively parallell array processing system

Details
Inventors: Grondalski, Robert S.;
Assignee: Digital Equipment Corporation (Maynard, MA)
Primary Examiner: Lall; Parshotam S.
Assistant Examiner: Mohamed; Agni Y.
Attorney, Agent or Firm: Fish & Richardson

An array processing system including a grid array of processing elements, each of which is surrounded by a group of nearest neighbor processing elements in the grid array, each of said processing elements including an input multiplexer having a multiplexer output line and a plurality of multiplexer input lines each of which is connected to a different member of the group of nearest neighbor processing elements for that processing element; an output demultiplexer having a demultiplexer input line and a plurality of demultiplexer output lines each of which is connected to a different member of the group of nearest neighbor processing elements for that processing element; and a control circuit, which responds to a broadcast control signal by electrically coupling the input multiplexer output line in that processing element to the output demultiplexer input line in that processing element.

DETAILED DESCRIPTION The invention provides a new and improved array processing system having a plurality of processing elements each with a processor and an associated memory.
In still another aspect, the invention provides an array processing system in which the processing elements can receive data from, and transmit data to, other processing elements in a matrix arrangement, and in which they can provide that the data transmitted is the logical OR of the received data and the processing element's own data, to effect a logical OR of the data being transmitted by all of the processing elements along an entire row or column.
In a further aspect, the invention provides an array processing system having a message transfer mechanism that permits one processing element, which might otherwise have to serially transmit messages to a large number of other processing elements, to use other processing elements as assistants in transmitting messages to the other processing elements, thereby reducing the amount of time required to transmit all of the necessary messages.



Related patents
  Reducing the number of carry-look-ahead adder stages in high-speed arithmetic units, structure and method
According to the invention, an add circuit for adding an addend and an augend and generating a final sum is described. The addend, augend, and final sum are binary ...
  Method for managing multiple versions of multiple subsystems in a distributed computing environment
The disclosed embodiment involves three parts: recording the software level information, reporting (retrieving) that level information, and uniform management of a ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved