Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Multi-level-band-restricted-waveform-generator

 Media conductivity-based pulse controller for electrostatic printer
The foregoing objects have been achieved by the control system of the present invention for ...


 Liquid crystal driving systems
According to one aspect of the invention there is provided a drive circuit for a matrix addressed ...


 Programmable logic array adder
Having thus described my invention, what I claim as new, and desire to secure by Letters Patent is: ...


 Level sensitive embedded array logic system
What is claimed is: 1. A level sensitive embedded array logic system fabricated by large scale ...


 Parallel multiplier with a modified booth algorithm
Accordingly, an object of this invention is to provide a parallel mulitplier based on Booth's ...


 Time shared programmable logic array
OF THE DRAWINGS Referring now to FIG. 1, an AND array 10 receives positive input signals ...


 MOS Transistor type integrated circuit for the execution of logical operations on a plurality of data signals
In this respect, the invention has for its object to provide a system which can be easily designed ...


 CMOS to ECL output buffer
Referring to FIG. 1, the improved complementary metal-oxide-semiconductor (CMOS) to emitter-...


 Emitter coupled logic programmable logic arrays
What is claimed is: 1. A programmable logic array in a monolithic integrated circuit, said array ...


 Dynamically reprogrammable array logic system
It is an object of this invention to improve cost performance of logic and processors by providing ...


 Multi-level band-restricted waveform generator

Details
Inventors: Urabe, Kenzo; Akaiwa, Yoshihiko;
Assignee: Kokusai Electric Co., Ltd. (Tokyo, JP)
Primary Examiner: Mai; Tan V.
Assistant Examiner:
Attorney, Agent or Firm: Lobato; Emmanuel J., Burns; Robert E.

A multi-level band-restricted waveform generator in which a modulation wave prior to band restriction (M-level signal sequence) is broken into elementary waveforms and a plurality (N-nary) of prestored waveform components corresponding to the elementary waveforms after predetermined band restrictions are read out of a read-only memory for generating waveform components and added to generate a desired multi-level band-restricted waveform.

DETAILED DESCRIPTION An object of the present invention is to provide a method for generating a multi-level band-restricted waveform generator for generating the multi-level band-restricted waveform through digital processing, which solves the problems of miniaturization, economization and stabilization encountered in the conventional analog or digital filtering method and diminishes the defect of an exponential increase in the memory capacity faced with in the conventional waveform table ROM method.
To attain the above object of the present invention, the present invention is based on a method in which the modulation wave prior to the band restriction (the M-level signal sequence) is broken down into elementary waveforms and a plurality (N-nary) of prestored waveform components corresponding to the elementary waveforms after a predetermined band restriction are read out of a waveform component generating ROM and added to generate a desired multi-level band-restricted waveform.



Related patents
  Method for binary multiplication of a number by a sum of two numbers and a digital system for implementation thereof
This aim is achieved by the application of the method according to the invention wherein the multiplier expressed by two numbers--summands represented in a binary number ...
  Partial product accumulation in high performance multipliers
OF THE DRAWINGS FIGS. 1' and 1A-1C show a complete 8.times.8 bit encoded binary multiplier according to the prior art. FIGS. 2A-2H show the set of cells required to ...
  Integrated circuit fast multiplier structure
I claim: 1. A high-speed multiplier structure of MOS integrated circuit design for the multiplication of two binary words of N bits, the said structure comprising N.sup.2...
  Architecture for integrated concurrent vector signal processor
These and other objects, features and advantages are achieved by the concurrent vector signal processor architecture disclosed herein. The concurrent vector signal ...
  Floating point type multiplier circuit with compensation for over-flow and under-flow in multiplication of numbers in two's compliment representation
It is, therefore, an object of the present invention to realize a floating point multiplication the flow of which is processed at a high speed without any programming. A...
  Facsimile communication device
It is an object of the present invention to provide a facsimile communication device of which system architecture is simplified and of which operability is highly ...
  Circuit for combining the three color signals of a color television system to form two color difference signals and a luminance signal
What is claimed as new and desired to be protected by Letters Patent is set forth in the appended claims. 1. A matrixing circuit for NTSC color television systems ...
  Automatic corrector for fixed pattern odd/even video noise
What is claimed is: 1. In a video signal conditioning system for a self-scanning array of photosensor cells including a pulse width modulating means, the combination ...
  Device for applying an A.C. voltage without D.C. component to a liquid crystal display panel
What we claim is: 1. An A.C. drive device for a liquid crystal display panel including a plurality of separated segments, a common segment facing said plurality of ...
  Voltage balancing circuit for memory systems
What is claimed is: 1. A voltage balance circuit comprising first and second conductive lines, a point of reference potential, first and second transistors, said first ...

0.094

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved