Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Multi-process-emulator-suitable-for-testing-software-under-multi-process-environments

 Programmable multiplexing input/output port
The present invention discloses an input/output buffer design for FPGAs and other programmable ...


 Portable terminal which reliably confirms program installation
Therefore, a primary object of the present invention is to provide a portable terminal to be used ...


 Boundary drawing and area filling logic for a display system
We claim: 1. A computer graphics system having display logic comprising: a destination bit map ...


 Data acquisition system using non-linear digitization intervals
Accordingly, it is a general object of the present invention to provide an improved data ...


 High speed data acquisition system and method
OF THE PREFERRED EMBODIMENTS Reference will now be made to the drawings wherein like structures ...


 Data acquisition system and method with a selectable sampling rate
The present invention comprises an improved data acquisition system for digitizing and storing ...


 Data acquisition system comprising real-time analysis and storing means
OF THE INVENTION Although the circuit of the invention is particularly intended to be used in an ...


 Dither signal insertion inversely proportional to signal level in delta-sigma modulators
The foregoing and other problems are overcome and the foregoing objects and advantages are realized ...


 Model train control system
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, a model train control system 10 includes a ...


 Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a ...


 Multi-process emulator suitable for testing software under multi-process environments

Details
Inventors: Kondo, Megumu; Masuda, Satoshi;
Assignee: Hitachi, Ltd. (Tokyo, JP)
Primary Examiner: Coleman; Eric
Assistant Examiner:
Attorney, Agent or Firm: Fay, Sharpe, Beall, Fagan, Minnich & McKee

An emulator for use in a multi-process environment for simulating a computer and supporting testing of software, where the emulator detects a first event corresponding to a desired process on the basis of process information; detects a second event corresponding to a desired address on the basis of address information; stores in a memory the output of the first event and sets the output of the first event in the memory, when the desired process is being operated and resets the content in the memory, when a process, which is not desired, is being operated, such that the emulator can detect a final desired event on the basis of both the process information and the address information.

DETAILED DESCRIPTION An object of this invention is to provide an emulator working efficiently under a multi-process environment, in order to remove the drawbacks of the prior art techniques.
Other objects of this invention will be obvious from the description in the specification and the drawings.
In order to achieve the above object, an emulator according to this invention is constructed by adding means to reset the event detection state described above, when the event occurrence conditions are no longer fulfilled, to the detection and memory means for the pre-event E.
sub.
1 and the detection means for the post-event E.
sub.
2.
When the break point is set in the address X in the process A, in the above example, the process A as the pre-event E.
sub.
1 and the address X as the post-event E.
sub.
2 are set.
As soon as the process A begins to be operated, the pre-event E.
sub.
1 occurs and this fact is memorized.
When a process switch from the process A to the process C takes place, the memory of the pre-event E.
sub.
1 is reset.
For this reason, even if the address X occurs in the process C, no break point occurs erroneously.



Related patents
  Method and system for providing event-response capabilities to pseudocode
The present invention includes a method and system for providing event-response and monitoring capabilities to a pseudocode program operating in a message or event-based ...
  High speed parallel binary multiplier
According to the invention there is provided a multiplier circuit which employs a temporary register whose input is coupled in parallel with the input of the accumulator ...
  Color printing, correction, and conversion apparatus and method
OF THE PREFERRED EMBODIMENT While this invention is susceptible of embodiment in many different forms, here is shown in the drawing and will herein be described in ...
  Color image forming method and apparatus for improved image color reproducibility
An object of the present invention is to improve the reproducibility of image colors in a color image forming apparatus. Another object of the present invention is to ...
  Color printer calibration architecture
We claim: 1. A method of calibrating a color printer so that color images defined in terms of colorimetric color signals may be printed on a color printer responsive to ...
  Computer-printable adhesive note system
It is an object of the present invention to provide a computer-printable adhesive note system which overcomes the inadequacies of conventional adhesive notes. It is ...
  Method and apparatus for recording characters
It is an object of the present invention to specify a method and an apparatus for picture-element-by-picture-element and image-line-by-image-line recording of characters,...
  Pick function implementation in a parallel processing system
We claim: 1. In a graphics system in which a predetermined number of pixels representing a fragment of a two-dimensional pixel image are generated in parallel for ...
  Method of multiple CPU logic simulation
The present invention provides a method of simulating the hardware design of a multiple CPU computer system, wherein the CPU's have a common design and the design is ...
  Programmable logic device
I claim: 1. A method of operating a computing element to compile a set of state-machine states in an incompletely specified state-machine having an input alphabet and ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved