Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs One-chip-microcomputer-having-programmable-I-O-terminals-programmed-according-to-data-stored-in-nonvolatile-memory

 Subroutine control circuitry for providing subroutine operations in a data processing system in which tasks are executed on a microprogrammed level
In the aforementioned patent applications, an embodiment of a microprogrammed data processing ...


 Edge sensitive set-reset flip flop
Accordingly, it is the object of this invention to provide an improved edge sensitive set-reset ...


 Master-slave multivibrator with improved metastable response characteristic
In accordance with the present invention, a master-slave flip-flop device having a master segment ...


 Arbiter circuits with metastable free outputs
The two-input arbiter circuit shown in FIG. 1 includes input terminals 10 and 11 and output ...


 One or more input asynchronous register
The present invention is directed to a unique register configured like an edge-triggered "D" type ...


 Fast sense amplifier
With reference to FIG. 1 there is shown a sense amplifier 10. An NPN transistor 11 has a base 17 ...


 Slotted arbitration without time jitter in a table driven protocol
In accordance with the principals of the present invention a media access protocol is provided ...


 Device in the instruction unit of a pipeline processor for instruction interruption and repetition
It is therefore the object of the invention to perform the processing of specific events ...


 Processor system including a paging processor for controlling paging between a main storage and an extended storage
It is therefore an object of the present invention to provide a low-cost vector processor having an ...


 Random access memory using complementary field effect devices
Briefly described, the present invention comprises a random access memory using complementary field ...


 One chip microcomputer having programmable I/O terminals programmed according to data stored in nonvolatile memory

Details
Inventors: Suenaga, Yoshiaki; Chimura, Shigemi; Masumoto, Hiroaki;
Assignee: Rohm Co., Ltd. (Kyoto, JP)
Primary Examiner: Black; Thomas G.
Assistant Examiner: Harrity; Paul
Attorney, Agent or Firm: Fay, Sharpe, Beall, Fagan, Minnich & McKee

A one-chip microcomputer according to the present invention is provided with an initial reset circuit for producing a first initial reset signal having a first reset period and a second initial reset signal having a second reset period which is longer than the first reset period, an access circuit for gaining access to an address in a nonvolatile memory such as a built-in ROM to read data therefrom, and I/O buffer circuits. A storage circuit and an I/O buffer connected to a programmable I/O terminal are provided in the I/O buffer circuit and a function of the I/O terminal with options is selected in conformity with the data set in the storage circuit. The data stored at a predetermined address in the nonvolatile memory is transferred to the storage circuit by operating the access circuit until the termination of the reset period of the second initial reset signal after the termination of the first reset period of the first initial reset signal. With this arrangement, as the contents of write data are altered by writing the data to the nonvolatile memory from the outside, an optional function of the programmable I/O terminal can be selected in accordance with the alteration.

DETAILED DESCRIPTION A one-chip microcomputer according to the present invention is characterized by an initial reset circuit for producing a first initial reset signal having a first reset period and a second initial reset signal having a second reset period which is longer than the first reset period, an access circuit for gaining access to an address in a nonvolatile memory such as a built-in ROM to read data therefrom, and I/O buffer circuits.
A storage circuit and an I/O buffer connected to the selective function I/O terminal are provided in the I/O buffer circuit and a function of the selective function I/O terminal is selected in conformity with the data set in the storage circuit.
The data stored at a predetermined address in the nonvolatile memory is transferred to the storage circuit by operating the access circuit until the termination of the reset period of the second initial reset signal after the termination of the reset period of the first initial reset signal.
In this way, the desired function of the selective function I/O terminal can be selected by gaining access to an address in the nonvolatile memory and transferring the data thus stored therein to the storage circuit during the period between the end of the first reset and the second and of the reset signal.
In this case, the contents of write data can be altered by writing the data to the nonvolatile memory from the outside.
The optional function of the selective function I/O terminal thus becomes determined in accordance with the alteration.
An object of the present invention is therefore to provide a one-chip microcomputer equipped with a selective function I/O terminal with one of plural functions imparted to the I/O terminal to be selectable to another function.
Another object of the present invention is to provide a one-chip microcomputer equipped with ROM and an I/O terminal with so-called option and designed for writing to the ROM one of the functions imparted to the I/O terminal.
Still another object of the present invention is to provide a one-chip microcomputer equipped with a selective function I/O terminal which renders possible an efficient one-chip microcomputer system development



Related patents
  Electric socket adapter
In accordance with this invention, a socket adapter having any combination of a rectifier, bilateral SCR or thermistor housing therein is provided for advantageous use ...
  Memory arbitration between timekeeping circuitry and general purpose computer
It is, therefore, an object of this invention to provide a method and circuitry for arbitrating data being written into a common or shared memory. Shown in an ...
  Transition for electrical apparatus
I claim: 1. An electrical transition comprising: a) a nonconductive base having extending upwardly therefrom i) at least one side rail; and ii) at least one interior ...
  Microprogram control system
The present invention intends to eliminate the above disadvantages and has for its object to provide a simplified microprogram control system which has flexibility in ...
  Digital data processing system having object-based logical memory addressing and self-structuring modular memory
What is claimed is: 1. A memory for use in a digital data system, comprising: memory bank means (MSB 1810) comprising a plurality of memory array means (MA 1812) for ...
  Data bank priority system
OF THE PREFERRED EMBODIMENT Turning now to the drawings, there is shown in FIG. 1 part of a data handling system including a central processing unit (CPU) or ...
  Integrated circuit device having a memory and majority logic
I claim: 1. An integrated circuit device comprising: a memory having at least first, second and third memory locations; an address decoder coupled to said memory; a ...
  Logic circuit system with latch circuits for reliable scan-path testing
It is, therefore, a primary object of the present invention to provide an IC logic circuit having latch circuits for reliable scan-path testing. It is another object to ...
  Optional single or double clocked latch
The present invention is especially directed towards a programmable latching circuit which can serve as either a single or double latch which can be operated to capture ...
  Dynamic logic circuit with reduced operating current
Accordingly, it is an object of the present invention to provide a dynamic logic circuit which has overcome the above mentioned defect of the conventional one. Another ...

0.144

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved