Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Plural-sensor-monitoring-and-display-device

 Management method for a multiprocessor system
It is an object of the present invention to solve the above problems. The present invention ...


 CMOS output buffer circuit with improved ground bounce
Accordingly, it is a general object of the present invention to provide a CMOS output buffer ...


 Selectable edge rate CMOS output buffer circuit
I claim: 1. A CMOS tristate output buffer circuit having an output pullup driver (P1) and an output ...


 State machine for executing commands within a minimum number of cycles by accomodating unforseen time dependency according to status signals received from different functional sections
The above and other objects of the present invention are achieved in a preferred embodiment of a ...


 Software controlled power shutdown in an integrated circuit
An object of the invention is control of power shutdown within an integrated circuit without the ...


 Integrated circuit with a low-power mode and clock amplifier circuit for same
Accordingly, there is provided, in one form, an integrated circuit with a low-power mode, ...


 Low power clocking apparatus and method
A low power clocking apparatus and method is used to reduce power consumption by an electronic ...


 On chip monitor
Having thus described our invention, what we claim as new, and desire to secure by Letters Patent ...


 Parallel data transmission unit using byte error correcting code
An object of the invention, therefore, is to overcome the problems existing in the prior art and to ...


 Semiconductor memory device with redundancy structure suppressing power consumption
OF THE PRESENT INVENTION Referring to FIG. 2, the difference between the structure of FIGS. 1 and 2...


 Plural sensor monitoring and display device

Details
Inventors: Green, Douglas Harry; Pickup, Joseph;
Assignee: Delphic Limited (Douglas, EN)
Primary Examiner: Waring; Alvin H.
Assistant Examiner:
Attorney, Agent or Firm: Diller, Brown, Ramik & Wight

A monitoring device for monitoring the outputs of a plurality of sensors and displaying appropriate information. The device has a plurality of input circuits for connection to the plurality of sensors. A scanning means is arranged to sequentially scan the input circuits to detect the presence of any activated sensor or sensors. A plurality of display devices sequentially display information corresponding to any activated sensor or sensors. The device also includes an integrity circuit which inhibits the actuation of the display devices for a predetermined period following detection of an activated sensor, whereby transient or random noise signals received by the input circuits are ineffective to activate the display devices.

DETAILED DESCRIPTION We claim: 1.
In a monitoring device for monitoring the outputs of a plurality of sensors and displaying appropriate information, said device comprising: a plurality of input gate circuits for connection to the plurality of sensors; scanning means operatively coupled to said input gate circuits and adapted to sequentially scan said input gate circuits to detect the presence of any activated sensor and to open any scanned gate which has an input signal during the period it is being scanned; a plurality of display devices for sequentially displaying information corresponding to any activated sensor, said display devices including lamps controlled by respective lamp gate circuits; a timing circuit for controlling the display time of the display devices; the improvement comprising an integrity circuit operatively coupled to said input gate circuits and to said display devices and adapted to inhibit the actuation of all of the display devices for a predetermined period following detection of an activated sensor.
2.
A monitoring device for monitoring the outputs of a plurality of sensors and displaying appropriate information, said device comprising: a plurality of input gate circuits for connection to the plurality of sensors; scanning means operatively coupled to said input gate circuits and adapted to sequentially scan said input gate circuits to detect the presence of any activated sensor and to open any scanned gate which has an input signal during the period it is being scanned; a plurality of display devices for sequentially displaying information corresponding to any activated sensor, said display devices including lamps controlled by respective lamp gate circuits; a timing circuit for controlling the display time of the display devices; an integrity circuit operatively coupled to said input gate circuits and to said display devices and adapted to inhibit the actuation of all of said lamp gate circuits for a predetermined period following detection of an activated sensor; said integrity circuit including a source of clock pulses; a first counter; a first bistable device responsive to the opening of any of said input gates to enable clock pulses from said clock pulse source to reach said first counter; and a second bistable device which is adapted to be operated by said first bistable device to remove the inhibit from said lamp gate circuits and to actuate said timing circuit, when a predetermined number of clock pulses has reached said first counter



Related patents
  Fault diagnostic distributed processing method and system
It is an object of the present invention to provide a distributed processing system which resolves problems encountered in the prior art distributed processing system, ...
  Method and system for identification of software application faults
What is claimed is: 1. A method for identification of a fault in a software application associated with a hardware platform at a site, the software application including ...
  System for reading system log
The inventive remote access system provides system administrators with new levels of client/server system availability and management. It gives system administrators and ...
  Shift register programming for a programmable logic device
The present invention describes a novel architecture to improve the performance of a programmable logic device by removing the memory cell from the signal path. In one ...
  Complementary logic input parallel (CLIP) logic circuit family
It is therefore an object of the present invention to provide a high speed complementary all-parallel FET logic circuit family. It is another object of the present ...
  Router device and data communication system capable of suppressing traffic increase in communications among a plurality of lan segments
An object of the present invention is to provide a router device and a data communication system which, in communications among a plurality of LAN segments in connection,...
  Bus adapter module with improved error recovery in a multibus computer system
It is an object of the present invention to provide a method and apparatus for error recovery in a multibus computer system that maintains system integrity while ...
  Error correction circuit
An error correction circuit of a first aspect of the invention comprises (a) a data buffer for storing a data stream in which a plurality of RS codes for correcting: an ...
  Virtual machine data processor
Accordingly, it is an object of the present invention to provide a data processor which can support a virtual machine environment wherein a faulted instruction may be ...
  Distributed processing system with checkpoint restart facilities wherein checkpoint data is updated only if all processors were able to collect new checkpoint data
It is therefore an object of the present invention to provide a distributed processing system with checkpoint restart facilities which allows each of a number of data ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved