 Equalization system for modems in a polled arrangement |
| OF THE PREFERRED EMBODIMENTS In FIG. 1, a data processor 1 is connected to a plurality of remote ... |
|
| Latched fedback memory finite-state-engine |
| The present invention has been contemplated to overcome the foregoing deficiencies and meet the ... |
|
| Integrated sample and hold circuit |
| The present invention overcomes this inherent inapplicability of bipolar semiconductor devices by ... |
|
| Digital data processing system with asynchronous sensing units |
| In order to overcome the aforementioned drawbacks, the invention provides a digital data processing ... |
|
| Cable tester for multipair cables |
| In elaborating on the particulars of the illustrative embodiment, it is helpful to visualize and ... |
|
| Apparatus and method of testing CML circuits |
| A test apparatus for CML integrated circuits is shown herein. The apparatus has a test unit which ... |
|
| High precision capacitance bridge |
| It is an object of this invention to measure impedance, and particularly capacitance, to extremely ... |
|
| Split programmable logic array |
| The subject invention relates to an improved programmable logic array for producing a particular ... |
|
| Dynamic re-programmable PLA |
| An advantage of the present invention resides in the provision of a unique design that is readily ... |
|
| Multiple array customizable logic device |
| The present invention provides an integrated circuit having customizable logic, comprising a first ... |
|
|
Portable terminal which reliably confirms program installation
| Details |
Inventors: Yoshida, Kenichi;
Assignee: NEC Corporation (JP)
Primary Examiner: Butler; Dennis M.
Assistant Examiner:
Attorney, Agent or Firm: Ostrolenk, Faber, Gerb & Soffen, LLP
A portable terminal is provvided in which program installation is confirmed reliably for preventing the portable terminal from being left in an abnormal state consuming its battery. The portable terminal of the invention includes a timer (2) for outputting a time-out signal when a predetermined time has passed after the timer is enabled, and control means (1, 3) for enabling the timer when program installation is started in the portable terminal, for disabling the timer when the program installation is accomplished normally, and for turning off a power supply of the portable terminal when the control means receives the time-out signal. |
|
DETAILED DESCRIPTION Therefore, a primary object of the present invention is to provide a portable terminal to be used in connection with a variety of host computers by installing operating systems adequate for the host computers, wherein the installation of the operating systems can be confirmed reliably for preventing the portable terminal from being left in an abnormal state consuming its battery.
In order to achieve the object, a portable terminal of the invention comprises; a timer for outputting a time-out signal when a predetermined time has passed after the timer is enabled, a clear register for disabling the timer when a clear flag is set, an initialization section for generating a power-off signal when the time-out signal is delivered from the timer, said power-off signal resetting the timer, and a control section for enabling the timer when the program installation is started, setting the clear flag in the clear register when the program installation is accomplished normally and turning off a power supply of the portable terminal when the power-off signal is delivered from the initialization section.
Thus, the program installation can be confirmed reliably in the invention, since the clear flag is set only at the beginning of the application programs after the program installation is accomplished normally.
|
| Related patents |
|
|
Boundary drawing and area filling logic for a display system
We claim: 1. A computer graphics system having display logic comprising: a destination bit map containing a plurality of image bits which map to a plurality of pixels ...
|
|
|
Data acquisition system using non-linear digitization intervals
Accordingly, it is a general object of the present invention to provide an improved data acquisition system which overcomes or substantially reduces the above-noted ...
|
|
|
High speed data acquisition system and method
OF THE PREFERRED EMBODIMENTS Reference will now be made to the drawings wherein like structures will be provided with like reference designations. As indicated earlier, ...
|
|
|
Data acquisition system and method with a selectable sampling rate
The present invention comprises an improved data acquisition system for digitizing and storing analog data at a selectable sample rate. The analog data signal is first ...
|
|
|
Data acquisition system comprising real-time analysis and storing means
OF THE INVENTION Although the circuit of the invention is particularly intended to be used in an oscilloscope, notably in a high-frequency digital oscilloscope, or in a ...
|
|
|
Dither signal insertion inversely proportional to signal level in delta-sigma modulators
The foregoing and other problems are overcome and the foregoing objects and advantages are realized by methods and apparatus in accordance with embodiments of this ...
|
|
|
Model train control system
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, a model train control system 10 includes a communications transport 12 interconnecting a client program 14 and a ...
|
|
|
Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a user with operating realism beyond that found in prior art systems. The ...
|
|
|
Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a user with operating realism beyond that found in prior art systems. The ...
|
|
|
Integrated circuit testing device with dual purpose analog and digital channels
What is claimed is: 1. An apparatus for performing tests on integrated circuits, each integrated circuit having a plurality of terminals, wherein each of said tests is ...
|
|
|
CPUs 
