Booth's multiplier |
| With these problems in mind, therefore, it is the primary object of the present invention to ... |
|
Mixed size radix recoded multiplier |
| Accordingly, it is an object of the present invention to provide an improved multiplier which ... |
|
Discrete cosine transform calculation processor |
| The invention consists in a discrete cosine transform calculation processor for calculating the ... |
|
Multi-level band-restricted waveform generator |
| An object of the present invention is to provide a method for generating a multi-level band-... |
|
Partial product accumulation in high performance multipliers |
| OF THE DRAWINGS FIGS. 1' and 1A-1C show a complete 8.times.8 bit encoded binary multiplier ... |
|
Integrated circuit fast multiplier structure |
| I claim: 1. A high-speed multiplier structure of MOS integrated circuit design for the ... |
|
Architecture for integrated concurrent vector signal processor |
| These and other objects, features and advantages are achieved by the concurrent vector signal ... |
|
Facsimile communication device |
| It is an object of the present invention to provide a facsimile communication device of which ... |
|
|
Programmable logic array with local and global conductors
| Details |
Inventors: Pedersen, Bruce B.; Cliff, Richard G.; Ahanin, Bahram; Lytle, Craig S.; Heile, Francis B.; Veenstra, Kerry S.;
Assignee: Altera Corporation (San Jose, CA)
Primary Examiner: Westin; Edward P.
Assistant Examiner: Driscoll; Benjamin D.
Attorney, Agent or Firm: Fish & Neave, Treyz; G. Victor, Jackson; Robert R.
A programmable logic array integrated circuit has a plurality of programmable logic elements grouped into a plurality of mutually exclusive groups. Each group includes signal conductors uniquely associated with that group for conveying signals between the programmable logic elements in that group. Other signal conductors are provided for conveying signals between the groups. Multiplexers can be used in various ways to reduce the number of programmable interconnections required between signal conductors. |
|
DETAILED DESCRIPTION These and other objects of the invention are accomplished in accordance with the principles of the invention by providing programmable logic array integrated circuits in which signal conductors are interconnected not by relatively large and complex programmable interconnections, but by relatively small and simple fixed interconnections to multiplexers which can then be programmed to effect the desired interconnections. Instead of having a signal conductor which crosses several other signal conductors programmably connectable to each of those other conductors by programmable elements at or near the intersection, a simple non-programmable transverse connection is made to each of those other conductors, and the transverse connections are applied in parallel to a multiplexer. The multiplexer can then be programmed to select one of its inputs as its output. The output of the multiplexer can be an input to a programmable logic element, an output from the integrated circuit, or a lead which is programmably connectable to one or more of several other conductors in the device. Another interconnection technique which can be advantageously employed in accordance with the principles of this invention is to group the programmable logic elements into a plurality of mutually exclusive groups, each group having associated with it one or more conductors which can only be used to interconnect the elements in that group. In addition, there are other conductors which can be used to convey signals between the groups. Grouping the programmable logic elements in mutually exclusive (i. e. , non-overlapping) groups helps to simplify the task of programming the device by breaking the device down into several discrete parts, each of which is smaller and more easily managed than the whole device. Providing signal conductors which serve only to interconnect the programmable logic elements in each group avoids tying up much longer conductors just to make short interconnections between adjacent programmable logic elements
|
| Related patents |
|
|
Valid flag for disabling allocation of accelerated graphics port memory space
The above and other objects of the present invention are satisfied, at least in part, by providing in a computer system a core logic chipset that functions as a bridge ...
|
|
|
Address translation unit supporting variable page sizes
It is, therefore, an object of the present invention to provide an address translation unit which carries out the address translation with variable page sizes at high ...
|
|
|
Four quadrant multiplying divider using three log circuits
OF THE INVENTION Referring to the figures and more particularly FIG. 1 (prior art), the circuitry illustrated therein consists of three logarithmic transfer circuits 10,...
|
|
|
Method and apparatus for electro-optically convoluting a one-dimensional signal
The problem of the prior art is eliminated by a method and apparatus for convoluting a signal representing a profile formed during X-ray tomography and a filter function ...
|
|
|
Exponential operation device
To attain the above-mentioned object, an exponential operation device according to the invention comprises operation means for effecting a calculation on an exponential ...
|
|
|
Hardware arrangement for floating-point addition and subtraction
It is an object of this invention to provide a hardware arrangement for floating-point addition by which fast execution can be attained with a simple hardware ...
|
|
|
Time reversal gaussian approximation filter
As shown in FIG. 1, a time reversal filter comprises a first IIR 12, a first time reversal memory 14, a second IIR 16 and a second time reversal memory 18. If time ...
|
|
|
Apparatus and method for accelerating floating point addition and subtraction operations by accelerating the effective subtraction procedure
The aforementioned and other features are accomplished, according to the present invention, by providing in a floating point execution unit a relatively fast procedure ...
|
|
|
Dot matrix type serial printer
This invention has been developed for the purpose of obviating the aforesaid disadvantages of the prior art. Accordingly, the invention has as its object the provision ...
|
|
|
Method of OCR template enhancement by pixel weighting
I claim as my invention: 1. The method of matching an unknown input pixel symbol with a library of enhanced pixel templates by recognition enhancement of a library of L ...
|
|
|