Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Programmable-logic-device

 Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a ...


 Integrated circuit testing device with dual purpose analog and digital channels
What is claimed is: 1. An apparatus for performing tests on integrated circuits, each integrated ...


 Equalization system for modems in a polled arrangement
OF THE PREFERRED EMBODIMENTS In FIG. 1, a data processor 1 is connected to a plurality of remote ...


 Latched fedback memory finite-state-engine
The present invention has been contemplated to overcome the foregoing deficiencies and meet the ...


 Integrated sample and hold circuit
The present invention overcomes this inherent inapplicability of bipolar semiconductor devices by ...


 Digital data processing system with asynchronous sensing units
In order to overcome the aforementioned drawbacks, the invention provides a digital data processing ...


 Cable tester for multipair cables
In elaborating on the particulars of the illustrative embodiment, it is helpful to visualize and ...


 Apparatus and method of testing CML circuits
A test apparatus for CML integrated circuits is shown herein. The apparatus has a test unit which ...


 High precision capacitance bridge
It is an object of this invention to measure impedance, and particularly capacitance, to extremely ...


 Split programmable logic array
The subject invention relates to an improved programmable logic array for producing a particular ...


 Programmable logic device

Details
Inventors: Hyman, Edward;
Assignee:
Primary Examiner: Trans; Vincent N.
Assistant Examiner:
Attorney, Agent or Firm: Merchant & Gould

A programmable logic device includes means for operating a computing element to compile a set of state-machine states in an incompletely specified state-machine. The state-machine states are compiled into a set of cellular array states in a rectilinear format of columns and rows. Multiple memory cells are located on a main diagonal. Function cells are located removed from the main diagonal for transferring information between the memory cells. Compatible sets of sequences are formed of sequences which have non-equal effect. Compatible sets are processed to form a closed cover. A distinct memory cell is then assigned to each compatible set constituting that closed cover. The closed cover can be formed selectively by having a compatible set consist of either a single entry of one sequence, two or more sequences, being at least a pair of sequences, a maximal compatible set or less than maximal compatible set from a pair of compatibles. Moreover, the compatible set could be a prime compatible set or less than prime compatible set being derived from maximal or less than maximal compatible sets. The closed cover tree contains every sequence which does not have equal effect on the internal states of the state-machine. Each implication set corresponding to a compatible set which constitutes the tree is contained as a subset of at least one compatible set.

DETAILED DESCRIPTION I claim: 1.
A method of operating a computing element to compile a set of state-machine states in an incompletely specified state-machine having an input alphabet and internal states and at least one output function, said state-machine having present internal states and next internal states, and having the characteristic that at least some of the next internal state entries are unspecified, said input alphabet having a plurality of input characters, said at least one output function having the characteristic that at least some of the output value entries are unspecified, into a set of cellular array states comprising: (a) locating cells in a rectilinear cellular array with multiple locations in a plurality of columns and rows, including providing locations along a main diagonal; (b) locating in the cellular array, multiple memory cells in locations along the main diagonal, function cells in locations removed from the main diagonal for transferring information between the memory cells, and at least one column of cells for providing output values of the cellular array; (c) generating a plurality of sequences of said input characters; (d) applying said sequences of step (c) to a state-machine; (e) selecting a set of binary values and unspecified assignments on internal states for substitution for each output function of the state-machine so that multiple output values and unspecified values of the cellular array in the at least one output column conforms to a predetermined set of output value functions; (f) substituting the sets of binary values and unspecified assignments of step (e) for internal states and testing said sequences for equal effect on said internal states with said substituted sets; assigning a distinct memory cell of the multiple memory cells of the main diagonal of step (b) to each sequence of characters found not to have equal effect in step (f) so that the memory cells collectively store information corresponding to cellular array states; and providing a control memory for controlling the transfer of information



Related patents
  Programmable multiplexing input/output port
The present invention discloses an input/output buffer design for FPGAs and other programmable devices. An output buffer of the present invention multiplexes a selection ...
  Portable terminal which reliably confirms program installation
Therefore, a primary object of the present invention is to provide a portable terminal to be used in connection with a variety of host computers by installing operating ...
  Boundary drawing and area filling logic for a display system
We claim: 1. A computer graphics system having display logic comprising: a destination bit map containing a plurality of image bits which map to a plurality of pixels ...
  Data acquisition system using non-linear digitization intervals
Accordingly, it is a general object of the present invention to provide an improved data acquisition system which overcomes or substantially reduces the above-noted ...
  High speed data acquisition system and method
OF THE PREFERRED EMBODIMENTS Reference will now be made to the drawings wherein like structures will be provided with like reference designations. As indicated earlier, ...
  Data acquisition system and method with a selectable sampling rate
The present invention comprises an improved data acquisition system for digitizing and storing analog data at a selectable sample rate. The analog data signal is first ...
  Data acquisition system comprising real-time analysis and storing means
OF THE INVENTION Although the circuit of the invention is particularly intended to be used in an oscilloscope, notably in a high-frequency digital oscilloscope, or in a ...
  Dither signal insertion inversely proportional to signal level in delta-sigma modulators
The foregoing and other problems are overcome and the foregoing objects and advantages are realized by methods and apparatus in accordance with embodiments of this ...
  Model train control system
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, a model train control system 10 includes a communications transport 12 interconnecting a client program 14 and a ...
  Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a user with operating realism beyond that found in prior art systems. The ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved