Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Programmable-voltage-offset-circuit

 Method and apparatus for backup in a multi-memory device
This invention aims at solving the foregoing problems. It is an object of the present invention to ...


 Method and apparatus for processing both still and moving visual pattern images
The present invention overcomes the shortcomings of conventional coding and decoding techniques, ...


 ***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST*** *** NO IMAGES AVAILABLE***
Description:...


 High efficiency flasher
It is proposed according to this invention to use power MOSFET devices as the switch elements for ...


 Universal trailer lighting adapter
This invention relates generally to trailers towed by motor vehicles and more specifically to a ...


 Brake and turn signal adaptor for trailers
The present invention relates to a new electrical circuit design to adapt the independent turn ...


 Brake turn signal adaptor for trailers
The present invention relates to a new electrical circuit design to adapt the independent turn ...


 Controlling vehicle lighting loads
We claim: 1. An electrical circuit for a motor vehicle comprising: a power supply; a first load ...


 Adjustment of Z-buffer values for lines on the surface of a polygon
In contrast to the prior art, the present invention provides a method of setting the relationship ...


 Z-buffer tag memory organization
A method and system are provided for clearing a portion of a Z-buffer in a raster scanned imaging ...


 Programmable voltage offset circuit

Details
Inventors: McNutt, Michael J.;
Assignee: Ford Aerospace & Communications Corporation (Detroit, MI)
Primary Examiner: Smith; Jerry
Assistant Examiner: Meyer; Charles B.
Attorney, Agent or Firm: Radlo; Edward J., Zerschling; Keith L.

A programmable voltage offset circuit (PVOC) (1) comprises a temporary latch memory (7); a latch disable circuit (5) which selects that PVOC (1) among several such circuits which may be simultaneously present on the same semiconductor chip; a resistor array (3); and a programmable nonvolatile memory (37). The desired voltage offsets V(OFFSET)s are temporarily produced in an iterative manner using the latch memory (7). Quasi-permanent voltage offsets V(OFFSET)s are then programmed using the nonvolatile memories (37), each of which typically comprises an EPROM (39). Application of an avalanche voltage V(STORE) to a PFET (43) portion of the EPROM (39) causes the PFET (43) to avalanche, thereby selectively programming the nonvolatile memory (37), depending upon the status of a signal supplied from the latch memory (7).

DETAILED DESCRIPTION What is claimed is: 1.
Apparatus for simultaneously producing several offset voltages, comprising: several programmable voltage offset circuits, each comprising: a digital latch memory; coupled to an input of the latch memory, a latch disable circuit for selectively releasing the contents of the latch memory; coupled to an output of the latch memory, a resistor array which outputs a voltage offset; and associated with the resistor array, a programmable nonvolatile memory; wherein desired offset voltages are initially produced by inputting voltage information into the latch memories and subsequently releasing said information to the resistor arrays via the latch disable circuits, while more permanent voltage offsets are subsequently programmed into the nonvolatile memories.
2.
The apparatus of claim 1 further comprising: voltage setting means coupled to each latch memory; and circuit select means coupled to each latch disable circuit for selectively determining which programmable voltage offset circuit will have the contents of its latch memory forwarded to its resistor array.
3.
The apparatus of claim 2 wherein the voltage setting means outputs a binary code to each latch memory, and the circuit select means outputs a binary code to each latch disable circuit.
4.
The apparatus of claim 1 wherein each resistor array comprises several resistors whose values form a binary progression; and each resistor in the array is driven by an inverting buffer amplifier.
5.
The apparatus of claim 1 wherein the several offset voltages are fed to a CCD; all the components recited in claim 1 are fabricated using CMOS technology; and the CCD and all the components recited in claim 1 reside on the same semiconductor chip.
6.
The apparatus of claim 1 further comprising: coupled to each nonvolatile memory: a conductor conveying one bit from the associated latch memory and an avalanche voltage power supply; wherein applying an avalanche voltage to the nonvolatile memory selectively programs the nonvolatile memory, depending upon the status of the bit from the latch memory



Related patents
  Memory pack
An object of the invention is to provide a memory pack having a light emission element which is energized to produce light when the memory pack is correctly coupled with ...
  Cartridge alignment mechanism for tape drive
Accordingly, it is the primary object of the present invention to provide an improved cartridge tape drive. Another object of the present invention is to provide an ...
  Method for performing rotate through carry using a 32 bit barrel shifter and counter
A method for using for a microprocessor execution unit architecture to perform a rotate through carry operation is disclosed. The architecture is generally described as ...
  Parallel processing circuits for high speed calculation of the dot product of large dimensional vectors
It is the primary object of the present invention to provide an improved digital signal processing system for high speed multiplication and addition. It is another ...
  Binary shifter
In the preferred embodiment, the present invention allows the shifting of a 64-bit binary word by 0 to 63 bits by using a shifter which is only capable of shifting up to ...
  Sign-extension of immediate constants in an alu
Sign-extension is combined with a Boolean operation in a truth-table. Accordingly a signed binary operand does not have to be explicitly sign-extended in a separate sign-...
  Assembly for removably connecting data storage devices
The foregoing problems are solved and a technical advance is achieved by an assembly for removably connecting data storage devices that enables rapid and reliable ...
  Methods and apparatus for fordwarding buffered store data on an out-of-order execution computer system
In the following description for purposes of explanation, specific numbers, materials and configurations are set forth in order to provide a thorough understanding of ...
  Method and apparatus for accommodating different issue width implementations of VLIW architectures
A method and apparatus which permits a computer system to execute variable size instruction bundles is disclosed. A processor fetches the number of instructions it can ...
  Method and apparatus for processing page selection in a document processing language
Accordingly, it is one object of the present invention to process a hierarchically structured page description language to determine the selected pages. It is a further ...

0.044

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved