Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Pulse-generator

 Apparatus for evaluating a polynomial function using an array of optical modules
I claim: 1. Apparatus for providing an optical analog intensity that is approximately proportional ...


 Method and apparatus for detecting a binary convoluted coded signal
Matched filters for detecting signals of known wave-shape are extensively used in sounding or ...


 Bus control method and apparatus
An object of the present invention is to provide a bus control method and apparatus which, in order ...


 Method of automatically extracting a contrasting object in a digital image
What is claimed is: 1. A method for extracting a contrasting object in a digital image comprising: ...


 Computer memory apparatus
The above and other objects are achieved in a preferred embodiment of the memory subsystem of the ...


 Electro-optic binary adder
What is claimed is: 1. An electro-optic adder for summing binary addends having N bits comprising: ...


 Resolution conversion of bitmap images using error term averaging
OF AN ILLUSTRATIVE EMBODIMENT In FIG. 1, an image conversion system is shown having an image ...


 ***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST*** *** NO IMAGES AVAILABLE***
Description:...


 Concentrator system with polling-response means for detecting failures to stop tariff charges on locally established intraoffice calls
It is therefore an object of the present invention to discontinue the operation of the tariff ...


 Method for testing a transceiver, and base station of a time-divisional radicommunication system
FIG. 1 shows part of a preferred embodiment of the base station according to the invention. FIG. 1 ...


 Pulse generator

Details
Inventors: Otani, Akihito; Otsubo, Toshinobu;
Assignee: Anritsu Corporation (Tokyo, JP)
Primary Examiner: Wells; Kenneth B.
Assistant Examiner: Cox; Cassandra
Attorney, Agent or Firm: Frishauf, Holtz, Goodman & Chick, P.C.

First and second pulse train generating units each generates first and second pulse trains each having a positive polarity and a negative polarity corresponding to one and other polarity elements among positive and negative polarity elements which configure the electric signal in the sine waveform outputted from a signal generating unit. A phase difference setting unit sets the phase difference between the first and second pulse trains so that a pulse of the first and second pulse trains which are generated by the first and second pulse train generating units are partially superimposed temporally. A wave synthesizing unit synthesizes the first and second pulse trains, in which the phase difference. A half-wave rectifying unit half-wave rectifies the output from the wave synthesizing unit and generates a pulse train having a pulse width narrower than any of the pulse widths owned by the first and second pulse trains.

DETAILED DESCRIPTION OF THE INVENTION Reference will now be made in detail to the presently preferred embodiments of the invention as illustrated in the accompanying drawings, in which like reference numerals designate like or corresponding parts.
The respective embodiments of the present invention will be explained below.
First Embodiment FIG.
1 is a block diagram for illustrating a schematic structure of a pulse generator according to a first embodiment of the present invention.
In other words, in the pulse generator as shown in FIG.
1, a sine wave signal generating circuit 1 generates a sine wave signal "a" as an electric signal of a sine wave having, for example, a frequency fA (a period Ta) in the range from several GHz to 10 GHz as shown in FIG.
2A.
The sine wave signal "a" which is outputted from this sine wave signal generating circuit 1 is inputted in a positive half-wave rectifying circuit 12 and a negative half-wave rectifying circuit 13.
In this case, the positive half-wave rectifying circuit 12 half-wave rectifies only a positive pole in the sine wave signal "a" as shown in FIG.
2A and outputs a positive side rectified signal e as a first pulse train as shown in FIG.
2B.
The positive side rectified signal e which is outputted from this positive half-wave rectifying circuit 12, is applied to one input terminal of a wave synthesizing circuit 15.
On the other hand, the negative half-wave rectifying circuit 13 half-wave rectifies only a negative pole in the sine wave signal "a" as shown in FIG.
2A and outputs a negative side rectified signal g as a second pulse train as shown in FIG.
2C.
The negative side rectified signal g which is outputted from this negative half-wave rectifying circuit 13 is applied to the other input terminal of the wave synthesizing circuit 15 as a delay rectified signal h as shown in FIG.
2D which is delayed by the delay time Th which is designated from the outside by a delay circuit 14.
Accordingly, the delay circuit 14 has a function for setting the phase difference between the first pulse train (the rectified signal in the positive side) and the second pulse train (the rectified signal in the negative side) which are outputted from the positive half-wave rectifying circuit 12



Related patents
  Data flow processor which combines packets having same identification and destination and synchronizes loop variables for detecting processing loop termination
An object of the present invention is to provide an execution control system of a data flow program which can eliminate the above described problems and which has a high ...
  Method and apparatus for real time compression and decompression of a digital motion video signal using a fixed Huffman table
A method and apparatus for real time compression and decompression of a digital motion video signal is disclosed. According to the present invention, a bitstream ...
  Method and apparatus for encoding/decoding image data
OF THE PREFERRED EMBODIMENT The present invention relates to a method and apparatus for video encoding/decoding. In the following description, for the purposes of ...
  System and method for communicating information to and from a single chip computer system through an external communication port with translation circuitry
The invention provides a computer system including a microprocessor on a single integrated circuit chip comprising an on-chip CPU with a plurality of registers, a ...
  Semiconductor integrated circuits with power reduction mechanism
The present invention relates to semiconductor integrated circuits suitable for high-speed and low-power operation, and particularly to a semiconductor integrated ...
  Semiconductor integrated circuit device having power reduction mechanism
It is an object of the present invention to provide a semiconductor integrated circuit capable of operating at high speed and with low power consumption even when the ...
  Semiconductor integrated circuit device having a hierarchical power source configuration
It is therefore an object of the present invention to provide a semiconductor integrated circuit device which can be operated stably and at high speed with low current ...
  Semiconductor integrated circuit device in which influence of power supply noise on internal circuitry during operation of input/output buffer is prevented
An object of the present invention is to provide semiconductor integrated circuit device in which influence of power supply noise to internal circuitry when a buffer ...
  Refresh method capable of reducing memory cell access time in semiconductor memory device
Therefore, an object of the present invention is to provide a refresh method for a semiconductor memory device capable of reducing memory cell access time and performing ...
  Food pouch with integral collar
In order to overcome the limitation and economic drawbacks encountered in the manufacture of flexible pouches of the type described hereinabove, the present invention ...

0.174

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved