Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Slotted-arbitration-without-time-jitter-in-a-table-driven-protocol

 Efficient bidirectional power converter for portable data gathering apparatus
OF THE COMPONENTS OF THE BEST MODE Keyboard 132 may be suitable keyboard device having decimal ...


 Nonadjusting battery life detector
OF THE INVENTION In FIG. 2 the constant voltage source 2 supplying the constant voltage to the ...


 Lateral PNP turn-off drive circuit
It is an object of the invention to provide a circuit for generating a reverse drive current for an ...


 Self-biasing boot-strapped cascode amplifier
Briefly, according to the invention, there is provided a cascode amplifier circuit comprising: an ...


 Sample and hold circuit
Accordingly, it is an object of the present invention to provide an improved sample and hold ...


 Charge pump substrate bias circuit
The charge pump circuit of this invention, comprises an output terminal for being connected to an ...


 Arbitration protocol for a bidirectional bus for handling access requests to a logically divided memory in a multiprocessor system
In contrast the inventive concept allows multiple accesses of bus participants to the memory (...


 Logic level data conversion system
OF THE PREFERRED EMBODIMENTS Referring now to the drawing in detail, FIG. 1 diagrammatically ...


 Programmable logic device
An object of the invention is to provide an improved programmable logic device wherein ...


 Electrical circuitry with threshold control
Improved electrical circuitry in accordance with the present invention includes switching circuit ...


 Slotted arbitration without time jitter in a table driven protocol

Details
Inventors: Driscoll, Kevin R.;
Assignee: Honeywell Inc. (Minneapolis, MN)
Primary Examiner: Safourek; Benedict V.
Assistant Examiner:
Attorney, Agent or Firm: Jepsen; D. E., Champion; R. E.

A media access protocol provides a fixed frame length and limited arbitration among certain predetermined users by providing limited arbitration during certain fixed time slots of a table driven proportional access system. For the remaining fixed time slots, only one user per fixed time slot is allowed.

DETAILED DESCRIPTION In accordance with the principals of the present invention a media access protocol is provided which combines the fixed time slot length of the table driven proportional access system with certain predetermined slots therein having a limited slotted arbitration capability.
For certain users of the common digital bus there will be a simple assignment of a specific time period to a specific user.
For certain other predetermined time periods of the total frame time, there is a slotted arbitration among two or more assigned users which occurs during a fixed time period.
This time period is of sufficient length to allow the longest of the assigned prioritized users to complete its transmission plus a number of delta times as required to accomplished the arbitration among the competing users within the specific time period.
This combination provides for a system which allows certain of the competing users access during an arbitrated time period, while keeping the overall total time for access by all users to a fixed time period thereby eliminating the time jitter ordinarily associated with a slotted timing variation.
The advantages of the inventive system will be understood more fully from the following description in combination with reference to the accompanying drawings.



Related patents
  Device in the instruction unit of a pipeline processor for instruction interruption and repetition
It is therefore the object of the invention to perform the processing of specific events necessitating an instruction repetition in such a manner that, on the one hand, ...
  Processor system including a paging processor for controlling paging between a main storage and an extended storage
It is therefore an object of the present invention to provide a low-cost vector processor having an extended storage including a function equivalent to a main storage ...
  Random access memory using complementary field effect devices
Briefly described, the present invention comprises a random access memory using complementary field effect devices, comprising an array of a plurality of storing ...
  MOS monostable multivibrator
By way of example only, the following logic system specifications will provide a clearer understanding of the detailed description of the inventive monostable ...
  Dram current control technique
OF A PREFERRED EMBODIMENT The apparatus and method of the present invention are compatible with existing technology available in DRAM circuitry. As explained supra, the ...
  Data processor with unified store queue permitting hit under miss memory accesses
In accordance with the present invention, there is disclosed a store queue for use in a data processor with a memory system and method of operation which substantially ...
  Load/store unit with multiple oldest outstanding instruction pointers for completing store and load/store miss instructions
The problems outlined above are in large part solved by a superscalar microprocessor employing a load/store unit and a reorder buffer in accordance with the present ...
  Superscalar microprocessor including a load/store unit, decode units and a reorder buffer to detect dependencies between access to a stack cache and a data cache
The problems outlined above are in large part solved by a microprocessor employing a dependency checking structure according to the present invention. The dependency ...
  Test system for random access memory
It is an object of the present invention to provide an improved test system for a RAM for measuring the address access time of a RAM with a high precision. Accordingly, ...
  Adapter for attaching I/O devices to I/O communications with alternating read and write modes link
It is therefore the general object of the present invention to provide a more efficient interface circuitry for attaching an I/O device to a serial communications link. T...

0.054

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved