Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs System-for-dynamically-exchanging-and-matching-revision-information-between-host-and-terminal

 Multiple processor synchronized halt test arrangement
An object of this invention is to provide a stable testing and debugging environment for a ...


 High-availability computer system with a support logic for a warm start
It is an object of this invention to control the assignment of the logic processors to operating ...


 Redundant read bus for correcting defective columns in a cache memory
Generally, the present invention relates to efficiently implementing column redundancy in a cache ...


 Plural sensor monitoring and display device
We claim: 1. In a monitoring device for monitoring the outputs of a plurality of sensors and ...


 Fault diagnostic distributed processing method and system
It is an object of the present invention to provide a distributed processing system which resolves ...


 Method and system for identification of software application faults
What is claimed is: 1. A method for identification of a fault in a software application associated ...


 System for reading system log
The inventive remote access system provides system administrators with new levels of client/server ...


 Shift register programming for a programmable logic device
The present invention describes a novel architecture to improve the performance of a programmable ...


 Complementary logic input parallel (CLIP) logic circuit family
It is therefore an object of the present invention to provide a high speed complementary all-...


 Router device and data communication system capable of suppressing traffic increase in communications among a plurality of lan segments
An object of the present invention is to provide a router device and a data communication system ...


 System for dynamically exchanging and matching revision information between host and terminal

Details
Inventors: Shiga, Shoji; Katagiri, Kunihiro;
Assignee: NEC Corporation (Tokyo, JP)
Primary Examiner: Bowler; Alyssa H.
Assistant Examiner: Shah; Alpesh M.
Attorney, Agent or Firm: Foley & Lardner

A micro mainframe link software for associated processing of this invention allows complete compatibility for all the combinations of the host, work station and asset revisions to be assured. When the program is started, the revision information is dynamically exchanged between a host station-side program and a work station side program to take the matching therebetween into account to assure the combinations of all the revisions of the host and work station; and when the asset is executed, both of the host and work station is temporarily returned to the same revision condition as when the asset is developed by a work station side asset revision reading module so that the compatibility can be assured to all the asset revisions.

DETAILED DESCRIPTION An object of the present invention is to eliminate such a drawback and to provide a system for dynamically exchanging the revision information between the host and the terminal which takes matching of the revision information between the host and the WS into account by exchanging it when the program is started and returns both of the host and the WS temporarily to the same revision condition as the assets are developed to assure a complete compatibility between all the combinations of revisions for the host versus WS and all the combinations of asset revisions while realizing the greatest possible function which can be displayed by those combinations.
According to the present invention, there is provided a system for prosecuting a micro mainframe link software in which a host program and a work station program are linked together by dynamically exchanging revision information between a host station and a work station comprising: means for retaining a basic revision of said work station-side program; means for recording a work station-side operating revision corresponding to the revision of an asset developed on said work station-side program as an asset revision; means for informing said work station-side basic revision from said work station-side program to said host station-side program; means for retaining a basic revision of said host station-side program; means for receiving said basic revision of said work station-side and determining a operating revision of said host-side program corresponding to said basic revision of said work station-side program with reference to said basic revision of said host-side program; means for retaining said host station-side operating revision determined by said determining means; means for informing said host station-side basic revision from said host-side program to said work station-side program; means for reading said asset revision when an asset developed on said work station-side program is executed; means for receiving either said basic revision of the host station-side program or said asset revision of said work station-side program to accordingly determine an operating revision of said work station-side program; and means for changing said work station-side basic revision temporarily to said asset revision



Related patents
  Registered logic macrocell with product term allocation and adjacent product term stealing
This invention provides a macrocell with product term allocation and adjacent product term stealing. Programmable configuration switches provide product term allocation ...
  Apparatus and method for product term allocation in programmable logic
A programmable logic device having an allocation scheme for pooling product terms is described. In the following description, for purposes of explanation, numerous ...
  Level converter circuit for converting ECL-level input signals
It is therefore an object of the present invention to provide a level converter circuit in view of the aforementioned defects of the prior art, which is capable of ...
  Logic gates with controllable time delay
These needs are met by providing a variable threshold voltage logic element. The threshold voltage is controllably varied, using multiplication means, summation means ...
  Programmable logic cell and array
OF DRAWING FIG. 1 depicts an array 10 of cells 20 formed in accordance with the present invention. As is apparent, the cells are arranged in a two dimensional matrix ...
  Output logic macrocell with enhanced functional capabilities
This invention provides an output logic macrocell for use with a logic block such as a programmable logic array. The output logic macrocell contains an XOR gate, an OR ...
  Graphics system including an output buffer circuit with controlled Miller effect capacitance
Generally, and in one form of the invention, an integrated circuit buffer includes a source follower output transistor having an output and also connected by a voltage ...
  Safestore frame implementation in a central processor
What is claimed is: 1. In a central processor including: A) data manipulation means for performing successive data manipulation operations and for making safestore ...
  Refresh control for dynamic memory in multiple processor system
In accordance with one embodiment of the invention, a computer system employs three identical CPUs typically executing the same instruction stream, and has two identical,...
  System and method for providing a fault tolerant computer program runtime support environment
The present invention automatically converts a non-fault tolerant software program into a fault-tolerant software program. To achieve this goal, the invention includes ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved