Home | Links | Contact Us | More About Intellectual Property | Bookmark

Search patents:

Home

CPUs

System-for-reading-system-log

State machine for executing commands within a minimum number of cycles by accomodating unforseen time dependency according to status signals received from different functional sections

The above and other objects of the present invention are achieved in a preferred embodiment of a ...

Software controlled power shutdown in an integrated circuit

An object of the invention is control of power shutdown within an integrated circuit without the ...

Integrated circuit with a low-power mode and clock amplifier circuit for same

Accordingly, there is provided, in one form, an integrated circuit with a low-power mode, ...

Low power clocking apparatus and method

A low power clocking apparatus and method is used to reduce power consumption by an electronic ...

On chip monitor

Having thus described our invention, what we claim as new, and desire to secure by Letters Patent ...

Parallel data transmission unit using byte error correcting code

An object of the invention, therefore, is to overcome the problems existing in the prior art and to ...

Semiconductor memory device with redundancy structure suppressing power consumption

OF THE PRESENT INVENTION Referring to FIG. 2, the difference between the structure of FIGS. 1 and 2...

Control circuit and method for controlling a data line switching circuit in a semiconductor memory device

Accordingly, it is an object of the present invention to provide a semiconductor memory device ...

Scan path circuitry including a programmable delay circuit

In one embodiment, the present invention concerns a circuit for delaying a signal. The circuit ...

Apparatus and method for enhancing data transfer to or from a SDRAM system

The problems outlined above are in large part solved by an improved memory bus transfer technique ...

System for reading system log

Details

Inventors: Nouri, Ahmad; Johnson, Karl S.;
Assignee: Micron Electronics, Inc. (Nampa, ID)
Primary Examiner: Maung; Zarni
Assistant Examiner: Najjar; Saleh
Attorney, Agent or Firm: Knobbe, Martens, Olson & Bear LLP

A fault tolerant computer system for downloading the contents of a server system log through either a local or remote client machine without intervention of the server operating system software. The remote machine accesses the server by use of a dial-in modem connection, while the local machine accesses the server by a local serial connection. The system log may be stored in a non-volatile RAM which is powered by a remote interface if the server power is off. The downloaded information is displayed in a graphical user interface window to enable diagnosis and recovery of the server.

DETAILED DESCRIPTION The inventive remote access system provides system administrators with new levels of client/server system availability and management.
It gives system administrators and network managers a comprehensive view into the underlying health of the server--in real time, whether on-site or off-site.
In the event of a failure, the invention enables the administrator to learn why the system failed, why the system was unable to boot, and to control certain functions of the server from a remote station.
One embodiment of the present invention is a system for reading a system log for a computer, the system comprising: a first computer; a microcontroller capable of providing to the first computer a read system log signal; a remote interface connected to the microcontroller; and a second computer connected to the first computer via the remote interface and communicating a read system log command to the microcontroller.
Another embodiment of the present invention is a system for reading a system log on a computer, the system comprising a log memory; a microcontroller connected to the log memory; a first computer storing event information in the log memory; a remote interface connected to the microcontroller; and a second computer connected to the first computer via the remote interface and communicating a read system log command to the microcontroller.

Related patents

	Shift register programming for a programmable logic device The present invention describes a novel architecture to improve the performance of a programmable logic device by removing the memory cell from the signal path. In one ...
	Complementary logic input parallel (CLIP) logic circuit family It is therefore an object of the present invention to provide a high speed complementary all-parallel FET logic circuit family. It is another object of the present ...
	Router device and data communication system capable of suppressing traffic increase in communications among a plurality of lan segments An object of the present invention is to provide a router device and a data communication system which, in communications among a plurality of LAN segments in connection,...
	Bus adapter module with improved error recovery in a multibus computer system It is an object of the present invention to provide a method and apparatus for error recovery in a multibus computer system that maintains system integrity while ...
	Error correction circuit An error correction circuit of a first aspect of the invention comprises (a) a data buffer for storing a data stream in which a plurality of RS codes for correcting: an ...
	Virtual machine data processor Accordingly, it is an object of the present invention to provide a data processor which can support a virtual machine environment wherein a faulted instruction may be ...
	Distributed processing system with checkpoint restart facilities wherein checkpoint data is updated only if all processors were able to collect new checkpoint data It is therefore an object of the present invention to provide a distributed processing system with checkpoint restart facilities which allows each of a number of data ...
	Management method for a multiprocessor system It is an object of the present invention to solve the above problems. The present invention provides a multiprocessor system including at least one supervisor to which a ...
	CMOS output buffer circuit with improved ground bounce Accordingly, it is a general object of the present invention to provide a CMOS output buffer circuit with a significant reduction in ground bounce which is relatively ...
	Selectable edge rate CMOS output buffer circuit I claim: 1. A CMOS tristate output buffer circuit having an output pullup driver (P1) and an output pulldown driver (N1) coupled to an output (V.sub.OUT), a pullup ...

0.014
Archive: All patents - Links Copyright (c)2006 Eipa-patents.org - All rights reserved