Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Virtual-machine-data-processor

 Semiconductor memory device with redundancy structure suppressing power consumption
OF THE PRESENT INVENTION Referring to FIG. 2, the difference between the structure of FIGS. 1 and 2...


 Control circuit and method for controlling a data line switching circuit in a semiconductor memory device
Accordingly, it is an object of the present invention to provide a semiconductor memory device ...


 Scan path circuitry including a programmable delay circuit
In one embodiment, the present invention concerns a circuit for delaying a signal. The circuit ...


 Apparatus and method for enhancing data transfer to or from a SDRAM system
The problems outlined above are in large part solved by an improved memory bus transfer technique ...


 Single-chip microcomputer
The present invention relates to construction of a logic device (a random logic circuit), within ...


 Self-timed interface for a network of computer processors interconnected in parallel
An object of this invention is the provision of a cost effective bus data transfer system that can ...


 Semiconductor integrated circuits with power reduction mechanism
The present invention relates to semiconductor integrated circuits suitable for high-speed and low-...


 Testing integrated circuits provided on a carrier
OF THE PREFERRED EMBODIMENTS Description of an integrated circuit. FIG. 1 is a block diagram of an ...


 Method and device for depuncturing data
The present invention relates in general to a method and device for depuncturing data in the ...


 Method and apparatus for the generation of simple burst error correcting cyclic codes for use in burst error trapping decoders
OF THE INVENTION Basic concepts and operations according to preferred embodiments of the present ...


 Virtual machine data processor

Details
Inventors: Mills, Jr., Marvin A.; Moyer, William C.; MacGregor, Douglas B.; Zolnowsky, John E.;
Assignee: Motorola, Inc. (Schaumburg, IL)
Primary Examiner:
Assistant Examiner:
Attorney, Agent or Firm:

A data processor capable of automatically storing in an external memory all essential information relating to the internal state thereof upon the detection of an access fault during instruction execution. Upon correction of the cause of the fault, the data processor automatically retrieves the stored state information and restores the state thereof in accordance with the retrieved state information. The data processor then resumes execution of the instruction. The faulted access may be selectively rerun upon the resumption of instruction execution. Means are provided to verify that the retrieved state information is valid.

DETAILED DESCRIPTION Accordingly, it is an object of the present invention to provide a data processor which can support a virtual machine environment wherein a faulted instruction may be suspended while the cause of the fault is resolved, and thereafter resumed at the start of the access which had encountered the fault.
Another object of the present invention is to provide a virtual machine data processor wherein a faulted instruction is suspended while the cause of the fault is resolved and the faulted access performed, and then the faulted instruction is resumed as if the faulted access had been successful.
These and other objects of the present invention are achieved in a virtual machine data processor having an external access controller for providing access to a resource external to the data processor; an instruction execution controller for controlling the execution by the data processor of at least one instruction which requires at least one access to the resource via the external access controller; and an access fault recovery controller for storing information indicative of the state of the instruction execution controller as of the time an access fault is detected, and for restoring the state of the instruction execution controller using the stored state information after the access fault has been corrected.
In the present invention, the data processor includes an access rerun controller for enabling the external access controller to rerun the faulted access upon the access fault recovery controller enabling the instruction execution controller to resume execution of the instruction, except in response to a rerun signal indicating that the access should not be rerun.



Related patents
  Distributed processing system with checkpoint restart facilities wherein checkpoint data is updated only if all processors were able to collect new checkpoint data
It is therefore an object of the present invention to provide a distributed processing system with checkpoint restart facilities which allows each of a number of data ...
  Management method for a multiprocessor system
It is an object of the present invention to solve the above problems. The present invention provides a multiprocessor system including at least one supervisor to which a ...
  CMOS output buffer circuit with improved ground bounce
Accordingly, it is a general object of the present invention to provide a CMOS output buffer circuit with a significant reduction in ground bounce which is relatively ...
  Selectable edge rate CMOS output buffer circuit
I claim: 1. A CMOS tristate output buffer circuit having an output pullup driver (P1) and an output pulldown driver (N1) coupled to an output (V.sub.OUT), a pullup ...
  State machine for executing commands within a minimum number of cycles by accomodating unforseen time dependency according to status signals received from different functional sections
The above and other objects of the present invention are achieved in a preferred embodiment of a unit which includes a state machine for defining sequential states used ...
  Software controlled power shutdown in an integrated circuit
An object of the invention is control of power shutdown within an integrated circuit without the use of dedicated package pins. A feature of the invention is the use of ...
  Integrated circuit with a low-power mode and clock amplifier circuit for same
Accordingly, there is provided, in one form, an integrated circuit with a low-power mode, comprising an inverter portion, a resistor, a logic portion, and an internal ...
  Low power clocking apparatus and method
A low power clocking apparatus and method is used to reduce power consumption by an electronic system or an integrated circuit that is coupled to an external system via ...
  On chip monitor
Having thus described our invention, what we claim as new, and desire to secure by Letters Patent is: 1. In an integrated digital logic circuit chip having an LSSD ...
  Parallel data transmission unit using byte error correcting code
An object of the invention, therefore, is to overcome the problems existing in the prior art and to provide a parallel data transmission unit in which an error ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved