Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs Wide-band-constant-duty-cycle-pulse-train-processing-circuit

 Dual encryption protocol for scalable secure group communication
The present invention relates generally to multicasting. More particularly, the invention relates ...


 Providing predictable scheduling of programs using a repeating precomputed schedule
The present invention provides predictable scheduling of real-time programs and non-real-time ...


 Method of reducing the effect of narrowband jammers in radio communication between two stations
FIG. 1 is a time chart for frequency hops in a radio communication system. The hop interval T.sub....


 Methods and systems for mobile terminal assisted handover in an private radio communications network
It is, therefore, an objective of the present invention to resolve the problem of providing ...


 Handoff control for point to multipoint connections in mobile ATM networks
OF THE PREFERRED EMBODIMENTS A PNNI ATM network may conceptually be viewed as shown in FIG. 13. A P...


 Exhaust gas cleaning device for diesel engine
OF THE INVENTION Hereinafter, the present invention will be explained in accordance with the ...


 ***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST*** *** NO IMAGES AVAILABLE***
Description:...


 Digital signal detector
It is an object of the present invention to provide an improved detector for digital signals ...


 Data signal reading device
Overcoming the above-noted drawbacks, the invention provides a data signal reading device in which, ...


 Reduced arcing contact switching circuit
What is claimed is: 1. Where alternating current is applied to a load through electrical contacts, ...


 Wide band constant duty cycle pulse train processing circuit

Details
Inventors: Hoppe, Karl-Heinz;
Assignee: Robert Bosch GmbH (Stuttgart, DE)
Primary Examiner:
Assistant Examiner:
Attorney, Agent or Firm:

A wide band constant duty cycle pulse train processing circuit where the pulse train frequency varies is proposed. The circuit serves primarily to obtain the basic clock in decoding signals encoded in the bi-phase mark code and includes a pulse-shaping or wave-shaping circuit, which receives the data signals and is followed by a low-pass filter; a differential amplifier circuit, one input of which is connected to the output of the low-pass filter and the other input of which is connected to a variable voltage source; and a current source, controlled by the differential amplifier circuit, at the input of the wave-shaping circuit determining the pulse length. The closed control loop between the output and the input of the wave-shaping circuit that determines the pulse length causes the duty cycle established at the variable voltage source to be maintained over wide ranges of the incident pulse train frequency.

DETAILED DESCRIPTION In FIG.
1, a binary signal train is shown, which has three equal values, namely binary "0", proceeding from left to right, initially in succession.
A train of binary "1" and "0" signals in alternation then follows.
This signal train, encoded by bi-phase marking, results in not only a change in the signal states between a first characteristic level and a second characteristic level at the boundaries of each bit cell, but also a signal edge or level change in the middle of each bit cell which represents a binary "1".
A circuit for generating a pulse train with a constant duty cycle at a varying pulse train frequency is shown in FIG.
2.
In this circuit, the trigger input of a monostable multivibrator, or flip-flop (MFF) 1 is connected to the data input 2.
The direct input of a differential amplifier 3 is connected via an RC element comprising the resistor 4 and the capacitor 5 with the inverting output Q of the MFF 1.
The junction of a voltage divider comprising the resistors 6, 7 is connected via the resistor 8 with the inverting input of the differential amplifier 3.
From the output of the differential amplifier 3, a feedback circuit with low-pass characteristics and comprising a parallel circuit of a resistor 9 and a capacitor 10 leads to the inverting input of the differential amplifier 3.
From the output of the differential amplifier 3, there is a connection via a Zener diode 11 with the base of a transistor 12, the collector of which is connected via a resistor 13 with the network 14 of the MFF 1 that determines the time constant.
The base of the transistor 12 is supplied via a resistor 16 with a DC voltage, and the emitter of the transistor 12 is also connected with a source of DC voltage.
A diode 15 is disposed between the inverting input and the direct input of the differential amplifier 3.
The cathode of the diode 15 is connected with the direct input, and the anode is connected with the inverting input.
OPERATION With each positive edge of the data signal at the data input 2, the MFF 1 is triggered and initially emits an unchanged pulse train, as long as the regulating circuit, which comprises the low-pass filter 4, 5, the differential amplifier 3, the transistor 12 and the voltage divider 6, 7, has not yet started up



Related patents
  Handover between fixed and mobile networks for dual mode phones
The present invention is directed to telecommunications systems and methods for performing a handover between the fixed network and a mobile network during a call placed ...
  Multiple mode personal wireless communications system
OF THE INVENTION Systems Overview The system of the invention includes a combination of elements that produce economical, convenient telecommunications services in the ...
  Method of providing cellular and landline cordless service using a dual mode mobile telephone
OF THE PREFERRED EMBODIMENTS General Description of System Operation The preferred embodiment of the wireless communication system of the present invention, as ...
  Communication device and method of operation therefore
As required, detailed embodiments of the present invention are disclosed herein; however, it is to be understood that the disclosed embodiments are merely exemplary of ...
  Nonvolatile memory having data storing area and attribute data area for storing attribute data of data storing area
To achieve the above mentioned object, a memory according to the present invention comprises a plurality of word lines, a plurality of bit lines, and a plurality of ...
  Backup switching control system and method
In the conventional backup switching method outlined above, only one operating machine is backed up per serial line connection between the machines. That is, one backup ...
  A data processing network with chordal ring factor network
What is claimed is: 1. A data processing network of degree G.gtoreq.4 comprising: at least 32 data processing stations, each station connected by bidirectional ...
  Fault recovery processing for supercomputer
It is therefore an object of the present invention to provide a fault recovery method and processor for high speed computers which minimizes the system downtime. In a ...
  Combination wide band antenna and heating element on a window of a vehicle
The invention relates to an antenna for transmitting and/or receiving long, medium, short, and ultra short wave signals in a heating field of a window pane on a motor ...
  System for serializing actions of independent process groups
In the present invention, a Group Services function of the group of processing nodes arranges the process groups into a hierarchy. One embodiment of the hierarchy is a ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved