Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home CPUs


CATEGORIES
CPUs

Control Computers

Graphic Cards

I/O Systems

Quantum Computing

Finance

Databases

Processing Data

Fault Detection

Data Compression

Navigation and GPS

Ring Tones

Cell Phones

Caller ID

Telecommunications

Communications

Coded

Radio

Heart Surgery

Cosmetic Surgery

Obesity Surgery

Cancer

Drugs

Vasodialators

Gene Therapy

Active Solid-state

MEMS

Generators or Motors

Semiconductor manufacture

Audio Signal Processing

Multiplexer-related

Fuel Cells

Electrical and Wave

Lighting

Molecular Biology

Adhesives and Rubbers

Liquid Purification

Television

Image Analysis

LCD

TV Signal

Optical Systems

Exercise Devices

Exercise Devices2

Weight Loss and Supplements

Cooking

Metal Working

Nonmetallic Processes

Manufacturing Materials

Light Fixtures

Heat Accumulators

Vibration and Earthquake Isolation

Gutter-related

Screen Walls

File Sharing



Latest patents Results: 151-180 of 1747
Page 6 / 59 « First  <  2 3 4 5 6 7 8 9 10 11  >  Last »
Programmable multiplexing input/output port
The present invention discloses an input/output buffer design for FPGAs and other programmable devices. An output buffer of the present invention multiplexes a selection of internal signals onto a sin... Read More
Inventors: Noakes, Michael Donald; Selvidge, Charles W.; Argarwal, Anant; Babb, Jonathan; Dahl, Matthew L.;, Assignee: Virtual Machine Works (Cambridge, MA)
Portable terminal which reliably confirms program installation
Therefore, a primary object of the present invention is to provide a portable terminal to be used in connection with a variety of host computers by installing operating systems adequate for the host c... Read More
Inventors: Yoshida, Kenichi;, Assignee: NEC Corporation (JP)
Boundary drawing and area filling logic for a display system
We claim: 1. A computer graphics system having display logic comprising: a destination bit map containing a plurality of image bits which map to a plurality of pixels for presenting an image; an auxil... Read More
Inventors: Butler, Nicholas D.; Gay, Adrian C.;, Assignee: International Business Machines Corporation (Armonk, NY)
Data acquisition system using non-linear digitization intervals
Accordingly, it is a general object of the present invention to provide an improved data acquisition system which overcomes or substantially reduces the above-noted problems. A more specific object of... Read More
Inventors: Weedon, Hans J.; Dolazza, Enrico;, Assignee: Analogic Corporation (Peabody, MA)
High speed data acquisition system and method
OF THE PREFERRED EMBODIMENTS Reference will now be made to the drawings wherein like structures will be provided with like reference designations. As indicated earlier, in some instances it is very d... Read More
Inventors: Haab, Dan; Patten, Dan; Rollins, Richard; Johnson, Kent; Lee, Edgar D.;, Assignee: Sensar Corporation (Sandy, UT)
Data acquisition system and method with a selectable sampling rate
The present invention comprises an improved data acquisition system for digitizing and storing analog data at a selectable sample rate. The analog data signal is first digitized at a rate defined by a... Read More
Inventors: Odom, B. Keith;, Assignee: National Instruments Corporation (Austin, TX)
Data acquisition system comprising real-time analysis and storing means
OF THE INVENTION Although the circuit of the invention is particularly intended to be used in an oscilloscope, notably in a high-frequency digital oscilloscope, or in a transitory recorder, the one s... Read More
Inventors: Hungerbuehler, Viktor M.; Mauron, Bernard;, Assignee: Acqiris (Plan-les-Ouates, CH)
Dither signal insertion inversely proportional to signal level in delta-sigma modulators
The foregoing and other problems are overcome and the foregoing objects and advantages are realized by methods and apparatus in accordance with embodiments of this invention. The teachings of this inv... Read More
Inventors: Korkala, Vesa;, Assignee: Nokia Corporation (Espoo, FI)
Model train control system
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, a model train control system 10 includes a communications transport 12 interconnecting a client program 14 and a resident external controlling interfa... Read More
Inventors: Katzer, Matthew A.;, Assignee:
Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a user with operating realism beyond that found in prior art systems. The present invention provides a nu... Read More
Inventors: Wolf, Michael Paul; Krebiehl, David L.; Seitz, Forrest S.; Sasaki, Stanley K.; Long, Scott B.;, Assignee: Mike's Train House, Inc. (Columbia, MD)
Control, sound, and operating system for model trains
The present invention provides a model train operating, sound and control system that provides a user with operating realism beyond that found in prior art systems. The present invention provides a nu... Read More
Inventors: Wolf, Michael Paul; Krebiehl, David L.; Seitz, Forrest S.; Sasaki, Stanley K.;, Assignee: Mike's Train House, Inc. (Columbia, MD)
Integrated circuit testing device with dual purpose analog and digital channels
What is claimed is: 1. An apparatus for performing tests on integrated circuits, each integrated circuit having a plurality of terminals, wherein each of said tests is organized into successive test c... Read More
Inventors: Dinteman, Bryan J.;, Assignee: Credence Systems Corporation (Fremont, CA)
Equalization system for modems in a polled arrangement
OF THE PREFERRED EMBODIMENTS In FIG. 1, a data processor 1 is connected to a plurality of remote modems 3a, 3b, 3c . . . 3n via a central modem 5. Each of the remote modems 3a-3n has associated with ... Read More
Inventors: Stuart, Richard L.;, Assignee: Rixon, Inc. (Silver Spring, MD)
Latched fedback memory finite-state-engine
The present invention has been contemplated to overcome the foregoing deficiencies and meet the above described needs. The latched fedback-memory finite-state-engine of the present invention does not ... Read More
Inventors: Letcher, John H.;, Assignee:
Integrated sample and hold circuit
The present invention overcomes this inherent inapplicability of bipolar semiconductor devices by providing a high speed sample and hold circuit comprising bipolar semiconductor and associated devices... Read More
Inventors: Sanielevici, Sergio A.;, Assignee: Tektronix, Inc. (Beaverton, OR)
Digital data processing system with asynchronous sensing units
In order to overcome the aforementioned drawbacks, the invention provides a digital data processing system of the type which can be used to protect a large-scale analog system such as an electric powe... Read More
Inventors: Maeda, Koji; Goda, Tadahiro;, Assignee: Mitsubishi Denki Kabushiki Kaisha (Tokyo, JP)
Cable tester for multipair cables
In elaborating on the particulars of the illustrative embodiment, it is helpful to visualize and discuss a layout of the complete system in an overview fashion. Accordingly, FIG. 1 depicts, in combin... Read More
Inventors: Parks, Kenneth B.;, Assignee: Bell Telephone Laboratories, Incorporated (Murray Hill, NJ)
Apparatus and method of testing CML circuits
A test apparatus for CML integrated circuits is shown herein. The apparatus has a test unit which is capable of determining differences in the pulses and various waveforms that it receives. The differ... Read More
Inventors: Hilker, Dennis C.;, Assignee: Honeywell Information Systems Inc. (Phoenix, AZ)
High precision capacitance bridge
It is an object of this invention to measure impedance, and particularly capacitance, to extremely high precision at an improved speed and ease of use over prior art. It is a further object to provide... Read More
Inventors: Andeen, Carl G.; Hagerling, Carl W.;, Assignee: Andeen-Hagerling, Inc. (Chagrin Falls, OH)
Split programmable logic array
The subject invention relates to an improved programmable logic array for producing a particular digital output given a certain digital input. The problem associated with prior art PLA's, namely the n... Read More
Inventors: Tu, George K.; Mager, George E.; Baker, Lamar T.; Markle, Robert E.;, Assignee: Xerox Corporation (Stamford, CT)
Dynamic re-programmable PLA
An advantage of the present invention resides in the provision of a unique design that is readily adaptable to standard MOS (metal oxide semiconductor) fabrication techniques. Another advantage of thi... Read More
Inventors: Osman, Fazil I.;, Assignee: Burroughs Corporation (Detroit, MI)
Multiple array customizable logic device
The present invention provides an integrated circuit having customizable logic, comprising a first programmable array means for receiving a plurality of first input terms and generating a plurality of... Read More
Inventors: Agrawal, Om;, Assignee: Advanced Micro Devices, Inc. (Sunnyvale, CA)
Secure integrated circuit chip with conductive shield
We claim: 1. An integrated circuit chip containing a secure area in which secure data is processed and/or stored, comprising a semiconductive layer containing diffusions defining circuit element compo... Read More
Inventors: Gilberg, Robert C.; Knowles, Richard M.; Moroney, Paul; Shumate, William A.;, Assignee: General Instrument Corporation (New York, NY)
High speed state machine
Accordingly, it is an object of the present invention to provide a state machine in which the inputs to the present state latches are biased to increase speed of transistion. Another object of the pre... Read More
Inventors: Pumo, Joseph; Atwell, Jr., William D.; McAlister, Doyle V.;, Assignee: Motorola, Inc. (Schaumburg, IL)
Programmable integrated circuit micro-sequencer device
OF THE PREFERRED EMBODIMENTS A preferred implementation of the basic building block of the present invention, the Dynamically Programmable Logic Device (DPLD), is generally illustrated in FIG. 3. Com... Read More
Inventors: Norman, Kevin A.;, Assignee: Altera Corporation (Santa Clara, CA)
Eprom low voltage sense amplifier
We claim: 1. A low voltage sense amplifier for an EPROM memory transistor comprising a low voltage inverter having an input selectively couplable to the EPROM memory transistor and an output; means fo... Read More
Inventors: Peguet, Pascal; Boulian, Eric; Tarbouriech, Jean-Claude;, Assignee: Motorola, Inc. (Schaumburg, IL)
Recirculating memory with plural input-output taps
It is an object of this invention to provide a random access memory having serially coupled memory cells. It is another object of the invention to provide a random access memory having a plurality of ... Read More
Inventors: Gardner, Harry N.;, Assignee: Motorola, Inc. (Schaumburg, IL)
Semiconductor memory device comprising address holding flip-flop
This invention is intended to solve the above problem by providing a semiconductor memory device which comprises said flip-flop within the IC and realizes a higher operation rate by executing decoding... Read More
Inventors: Ooami, Kazuo; Sugo, Yasuhisa;, Assignee: Fujitsu Limited (Kawasaki, JP)
Semiconductor integrated circuit device
The inventors of the invention found out that in RAMs with built-in output circuits having a tri-state output function (capable of taking the output of a high impedance state in addition to the high l... Read More
Inventors: Miwa, Hideo; Tsuruoka, Kazuhiro; Yamauchi, Koudou; Endoh, Hitoshi; Odaka, Masanori;, Assignee: Hitachi, Ltd. (Tokyo, JP); Hitachi VLSI Engineering Corp. (Tokyo, JP)
On chip buffering for optimizing performance of a bubble memory
According to the present invention the magnetic domain memory architecture comprises a plurality of main storage loops disposed between a write-in section and a read-out section. In the write-in secti... Read More
Inventors: Baker, David M.;, Assignee: Burroughs Corporation (Detroit, MI)
Page 6 / 59 « First  <  2 3 4 5 6 7 8 9 10 11  >  Last »

0.794

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved