Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Coded Multistep-analog-to-digital-converter-with-successive-approximation-register-circuit-for-least-significant-bit-resolution

 Inductive loop vehicle detector
We claim: 1. A vehicle detection apparatus connectable to a vehicle sensing loop and including an ...


 Method and device for monitoring direction indicator lights of a vehicle trailer
The invention relates to a method and device for monitoring direction indicator lights of a vehicle ...


 Method and apparatus for converting an analog signal into digital format
Analog to digital conversion is widespread. In one application to digital radios, a high speed ...


 Potentiometer joystick
The primary object of the present invention is to overcome the limitations and disadvantages of the ...


 Direction code for encoding Chinese characters using English alphabet and inputting method thereof
Accordingly, it is the object of the present invention to provide a method for encoding Chinese ...


 Device for coding an analog image signal into a binary signal
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, there is shown a binary coding device according ...


 ***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST*** *** NO IMAGES AVAILABLE***
Description:...


 Radar tomography
OF THE PREFERRED EMBODIMENT The principle of radar is relatively simple. Radio wave energy is ...


 CRT focus correcting method, CRT focus correcting circuit and display unit
OF THE INVENTION The following describes the present invention on reference to the drawings ...


 Audible auto turn signal
OF THE DRAWING FIGURES Turning now descriptively to the drawings, in which similar reference ...


 Multistep analog-to-digital converter with successive approximation register circuit for least significant bit resolution

Details
Inventors: Mayes, Michael K.; Chin, Sing W.;
Assignee: National Semiconductor Corporation (Santa Clara, CA)
Primary Examiner: Logan; Sharon D.
Assistant Examiner:
Attorney, Agent or Firm: Flehr, Hohbach, Test, Albritton & Herbert

An analog-to-digital converter (ADC) has at least one resistance ladder circuit for generating a stepped series of reference voltages and set of comparator circuits for comparing an input voltage, or a voltage derived therefrom, with at least a subset of the stepped series of reference voltages. The reference voltages from the resistance ladder circuit are stepped in 4 LSB increments, where 1 LSB is the voltage differential corresponding to a one bit change in the ADC output value. During an initial set of conversion cycles, a ten-bit digital conversion value representing the input voltage is generated. In a last conversion cycle, two additional bits of resolution are added to the conversion value using a "parallel successive approximation register" circuit. This last conversion cycle also corrects errors of up to .+-.6 LSB in the first ten bits of the digital conversion value. A set of successive comparison voltages are generated in the third conversion cycle by selectively switching combinations of reference voltages with binary weighted capacitors. The resulting comparison voltages are stepped in 1 LSB increments, which is one fourth the voltage increment between neighboring reference voltages produced by the resistance ladder circuit, and cover a predefined range of voltages above and below the voltage associated with the ten-bit value generated during the first two conversion cycles. Then a voltage derived from the input voltage is compared with these generated voltages to generate a correction value that is combined with the ten-bit value generated during the initial conversion cycles to produce a 12-bit conversion value.

DETAILED DESCRIPTION In summary, the present invention is used in an analog-to-digital converter (ADC) having at least one resistance ladder circuit for generating a stepped series of reference voltages and set of comparator circuits for comparing an input voltage, or a voltage derived therefrom, with at least a subset of the stepped series of reference voltages.
The ADC furthermore includes an embedded memory for storing a digital value corresponding to each tap point of the resistance ladder and thus to each reference voltage.
Each of the aforementioned comparator circuits has two input nodes, one of which receives a reference voltage from the resistance ladder and the other of which receives a voltage derived from the input voltage.
During a first conversion cycle an estimated conversion value is generated based on comparison of the input voltage with the stepped series of reference voltages.
The estimated conversion value corresponds to one of the resistor ladder tap points selected as being closest in voltage to the input voltage.
In a second conversion cycle, a derived voltage based on the input voltage of the estimated conversion value, is compared with a smaller range of reference voltages to generate a finer resolution conversion value.
In accordance with the present invention, the voltage on one of the two input nodes of the comparators used in the second conversion cycle is adjusted by an amount proportional to the digital value, stored in the ADC's embedded memory, corresponding to the estimated conversion value from the first conversion cycle, thereby correcting for any non-uniformities in the resistances of the resistor ladder.
The first two conversion cycles generate a ten-bit digital value representing the input voltage.
In a third conversion cycle, two additional bits of resolution are added to the conversion value using a "successive approximation" circuit.
Furthermore, the third conversion cycle also corrects errors of up to .
+-.
6 LSB in the first ten bits of the Fout value



Related patents
  Hand-held data entry system removable signature pad
The invention provides a means for recording and entering handwritten data in combination with a portable hand-held data terminal. The invention provides a module that ...
  Escape route indication system
I claim: 1. A modular handrail that conveys directional information to a user, said handrail having a top and a side, comprising: a hollow profile strip that provides a ...
  Alarm system
It is the purpose of the invention to create an alarm system which avoids the disadvantages mentioned above, which makes it possible to adapt two "event" thresholds of ...
  Communication interface for interfacing a data bus of a computer to a high speed bipolar communication system
OF THE PREFERRED EMBODIMENTS FIG. 1, to which reference should now be made, is a block diagram of a digital data system that is interconnected to provide digital ...
  Large vehicle entrance door safety system and method
In accordance with the present invention, a safety system and method may be used for allowing an entry door operator or vehicle driver to determine, at a glance, the ...
  Cancel mechanism of turn indicator
The present invention has been conceived to solve the above-specified problem and has an object to reduce the forward canceling relief click. According to a first aspect ...
  Analog-to-digital converter having signal pipeline and reference pipelines
It is an object of the present invention to enhance the throughput of a pipelined A/D converter. Another object is to reduce the error of a pipelined A/D converter. A...
  Correcting errors in crossfeed radar systems
Accordingly, it is an object of the present invention to develop a method to correct for reflecting errors, which results in an improved correction of the elevation ...
  Thermostatically controlled remote control for a ceiling fan and light
OF THE PREFERRED EMBODIMENTS As shown in FIG. 1, a conventional ceiling fan has a canopy 1, stem 2, motor housing 3, and switch housing 4. Additionally, such a fan may ...
  Complex pulse repetition frequency generator
The present invention overcomes these disadvantages and limitations of the prior art by providing an improved complex pulse repetition frequency generator. This is ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved