Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Control Computers Configurable-power-distribution-circuit

 Wafer carrier
A moldable plastic carrier for predictably and steadfastly locating the carrier and wafers therein ...


 Method for aligning wafers within a semiconductor wafer cassette
An object of this invention is to provide a method and apparatus for precisely aligning wafers ...


 Wafer tilt gauge
The present invention overcomes the shortcomings and deficiencies discussed above by providing a ...


 Workpiece alignment structure and method
In accordance with one embodiment of this invention, in a wafer processing apparatus 30 (see FIG. 3...


 System and method for automated positioning of a substrate in a processing chamber
OF THE PREFERRED EMBODIMENT 1. Overview of The System Assembly Although the following description ...


 Cassette loader having compound translational motion
The invention reduces the possibility of repetitive stress injury to a worker, especially to the ...


 Wafer positioning system
A preferred embodiment of the present invention includes a wafer handling chamber having a vacuum ...


 Probe test apparatus
An object of the present invention is therefore to provide a probe test apparatus for enabling the ...


 Method for co-registering semiconductor wafers undergoing work in one or more blind process modules
The present invention contemplates a method for co-registering a semiconductor wafer undergoing ...


 Wafer transfer system having rotational capability
OF THE INVENTION A transfer system 10 according to the present invention is shown generally in FIG....


 Configurable power distribution circuit

Details
Inventors: Cruz, Claude A.;
Assignee: Intel Corporation (Santa Clara, CA)
Primary Examiner: Sheikh; Ayaz
Assistant Examiner: Jean; Frantz B.
Attorney, Agent or Firm: Skaist; Howard A.

Briefly, in accordance with one embodiment of the invention, a circuit includes: a physical arrangement of power transistors. The circuit is adapted to couple a node to a power bus segment. The physical arrangement of power transistors is electronically configurable, based on externally derived electrical signals, to sink power to the node from the power bus segment, source power from the node to the power bus segment, and distribute power through the node.

DETAILED DESCRIPTION In the following detailed description, specific details are set forth in order to provide a thorough understanding of the invention.
However, it will be understood by those skilled in the relevant art that the present invention may be practiced without these specific details.
In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as not to obscure the present invention.
FIG.
1 is a circuit diagram illustrating an embodiment 100 of a configurable power distribution circuit in accordance with the present invention.
Of course, many embodiments are possible and the invention is not limited in scope to the one illustrated.
For example, although the invention is not limited scope in this respect, embodiment 100 is illustrated as embodied on an integrated circuit (IC) chip.
As illustrated in FIG.
1, embodiment 100 comprises a physical arrangement of power transistors, such as 160, 150, 130, 170, 180, 120, and 110.
The integrated circuit is adapted to couple a node to a power bus or power bus segment, such as a power distribution bus or cable, here comprising power bus segments 90, 105, and 95.
Bus segment 105 comprises a "pass-through" segment and is internal to the node in this embodiment.
In this context, a power bus or power distribution cable includes a collection of power bus segments that are coupled via intervening electrical circuitry.
Likewise, in this context, a power bus segment refers to an electrical connection or coupling for transferring power between or via electrically isolated sink, source or pass-through nodes.
As illustrated in FIG.
1, the node in this embodiment comprises at least a physical layer 190 and a link layer 222, although the invention is not limited in scope in this respect.
In this context, the term node refers to a bus or bus segment interface plus one or more coupled devices.
As will be explained in more detail hereinafter, the physical arrangement of power transistors is electronically configurable, based on externally derived electronic or electrical signals, to sink power to the node from a bus segment or segments, source power from the node to a bus segment or segments, and distribute power through the node, such as across a power bus segment or segments, to another node or nodes



Related patents
  System and method of powering and communicating field ethernet device for an instrumentation and control using a single pair of powered ethernet wire
Referring to FIG. 1, a control system 100 includes a controller 105 that powers and controls a remote field device 110 over a powered Ethernet connection 115. Thus, the ...
  Portable computer using a fuel cell
Accordingly, it is an aspect of the present invention to provide a portable computer comprising a fuel cell continuously refueled from the outside, thereby efficiently ...
  Movable barrier operator
A movable barrier operator having an electric motor for driving a garage door, a gate or other barrier is operated from a source of AC current. The movable barrier ...
  Apparatus and method for using RFID to track use of a component within a device
A method and apparatus for tracking the cumulative duration of use of a replaceable light source in a light source unit for an endoscopic imaging system are described. N...
  Modularity system for computer assisted surgery
A medical system that includes a single medical device that can be controlled by one of two input devices....
  Modularity system for computer assisted surgery
A medical system that includes a single medical device that can be controlled by one of two input devices....
  Modularity system for computer assisted surgery
A medical system that includes a single medical device that can be controlled by one of two input devices....
  Buffer storage apparatus for semiconductor wafer processing
It is an object of the present invention to overcome the disadvantages of the prior art by providing buffer storage apparatus which may be incorporated within a wafer ...
  Wafer processing cassette
The general purpose of the present invention is to provide a wafer cassette for processing of integrated circuit wafers such as silicon wafers or the like which provides ...
  Wafer positioning apparatus
Accordingly, a general object of the present invention is to provide a wafer positioning apparatus in which the disadvantages of prior such apparatus are eliminated. A ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved