Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Control Computers Method-for-co-registering-semiconductor-wafers-undergoing-work-in-one-or-more-blind-process-modules

 Wafer out-of-pocket detector and susceptor leveling tool
An apparatus and method for monitoring the level of a semiconductor processing chamber susceptor ...


 Method for in-cassette wafer center determination
It is therefore an advantage of the present invention to provide an improved method and apparatus ...


 Semiconductor alignment tool
OF THE DRAWINGS The invention is a semiconductor alignment tool having a housing that has a number ...


 Device for testing wafer-transporting robot
What is claimed is: 1. An inspection apparatus for inspecting a substrate transfer robot having a ...


 Indexer for magazine shelves of a magazine and wafer-shaped objects contained therein
Therefore, the problem arises of ensuring accurate access in any desired and predeterminable ...


 Apparatus for alignment of automated workpiece handling systems
S The present inventions are, in one aspect, directed to an alignment tool, method and system for ...


 Method and apparatus for determining urea concentration
After intense investigation, the inventors have found that the above-identified problems may be ...


 Mass spectra interpretation system including spectra extraction
OF THE INVENTION Introduction In order to best convey the advantages of the present invention, it ...


 Real-time on-line analysis of organic and non-organic compounds for food, fertilizers, and pharmaceutical products
It is therefore an object of this invention to provide an apparatus and method for infrared ...


 Method for library searches and extraction of structural information from daughter ion spectra in ion trap mass spectrometry
What is claimed is: 1. Method for the generation of an ion spectrum of a substance obtained by an ...


 Method for co-registering semiconductor wafers undergoing work in one or more blind process modules

Details
Inventors: Gardopee, George J.; Clapis, Paul J.; Prusak, Joseph P.; Poultney, Sherman K.;
Assignee: Integrated Process Equipment Corp. (Phoenix, AZ)
Primary Examiner: Fourson; George
Assistant Examiner: Everhart; C.
Attorney, Agent or Firm: Cahill, Sutton & Thomas P.L.C.

A method for co-registering a semiconductor wafer (14) undergoing work in one or more blind process modules (10), (12) requires a means (16), (18) for consistently and repeatably registering the semiconductor wafer (14) to each process module (10), (12). Given this consistent and repeatable singular wafer registration means (16), (18), the location of the coordinate axes of each process module (10), (12) is determined with respect to the position of the semiconductor wafer (14) that is registered therein. The present invention method provides three approaches for determining the location of these axes: (1) an absolute location of the axes, (2) a relative location of the axes using one blind process module (10) to measure the position of a pattern etched into the semiconductor wafer (14) with another blind process module (12), and (3) a relative location of the axes using one blind process module (10) to measure surface or layer thickness characteristics in the semiconductor wafer (14) as modified by wafer processing. Regardless of which approach is followed, the determination of the location of the coordinate axes in each process module (10), (12) is an effective co-registration of the semiconductor wafer (14).

DETAILED DESCRIPTION The present invention contemplates a method for co-registering a semiconductor wafer undergoing work in one or more blind process modules.
This method relies on the ability to register a semiconductor wafer to a single process module in a consistent and highly repeatable, for example, on the order of tens of micrometers, manner.
An apparatus for performing such a singular registration procedure on a semiconductor wafer having a flat is described in a related patent application entitled, Apparatus for Providing Consistent, Non-Jamming Registration of Semiconductor Wafers, U.
S.
patent application Ser.
No.
07/937,793, filed on Aug.
28, 1993.
Such an apparatus can be realized in three embodiments, each of which provides a non-jamming feature.
The first two embodiments consist of a metal plate upon which a wafer undergoing work lays flat.
The wafer is registered to the metal plate by three rollers that are fixedly mounted to the plate.
Two of these three fixedly mounted rollers are positioned on the metal plate such that the flat of the wafer, when properly registered, is abutted against both of these rollers.
The third fixedly mounted roller is positioned on the metal plate such that the wafer, when properly registered, is abutted against this roller at a point on the wafer approximately -120.
degree.
from the wafer flat.
Proper registration is ensured by a fourth, adjustable roller that is fixedly mounted to a moveable metal bracket which allows the roller to move in an approximately radial direction with respect to the wafer.
This fourth, adjustable roller applies a force against the wafer, by way of a force applied to the moveable metal bracket at a point on the wafer approximately 120.
degree.
from the wafer flat.
This force, coupled with the rolling capability of the rollers, ensures that an improperly registered wafer will be rotated into the proper registration position.
Also, due to the fact that the rollers, by virtue of having rolling element bearings, generally exhibit only a slight amount of friction, or a rolling friction, the effective coefficient of friction between the rollers and the wafer is significantly less than a critical value in the effective coefficient of friction above which wafer jamming occurs



Related patents
  Wafer transfer system having rotational capability
OF THE INVENTION A transfer system 10 according to the present invention is shown generally in FIG. 1. In the configuration shown, a plurality of carriers 12 are held ...
  Vacuum apparatus for the surface treatment of workpieces
The aim of the present invention is to remedy the disadvantages of the existing technology. In particular a vacuum processing system shall be created in such a way that ...
  Multiple interface door for wafer storage and handling container
OF THE INVENTION The present invention is an improved design for providing multiple access ports into a sealed container or "pod" for handling (i.e., transporting, ...
  Dual cassette load lock
In accordance with the preferred embodiment of the present invention, a workpiece loading interface is presented for inclusion within a workpiece processing system. The ...
  Substrate housing and docking system
Accordingly, the present invention provides a modular, transportable housing for storing articles such as substrates, including semiconductor wafers, masks and flat ...
  Wafer position error detection and correction system
OF THE PREFERRED EMBODIMENTS Preferred embodiments of the present invention detect wafer positions as wafers are transported within a semiconductor processing equipment ...
  Substrate cassette and side rail therefor
The present invention has been made in view of the foregoing disadvantages of the prior art. Accordingly, it is an object of the present invention to provide a side rail ...
  Method of processing a semiconductor device
Alignment of a substrate handier to an electrostatic chuck is accomplished using an alignment tool and an alignment pin to align a reference point on the electrostatic ...
  Semiconductor processing chamber calibration tool
An apparatus and method for aligning the components of a semiconductor processing system is disclosed. A calibration tool positioned on the main body of the processing ...
  Robot having a centering and flat finding means
One aspect of the present invention provides a wafer handling robot which does not require a second mechanism for performing the task of pre-alignment. Preferred robots ...

0.044

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved