Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Databases System-for-determining-the-operations-of-an-integrated-circuit-and-processor-for-use-therein

 Method for channel routing, and apparatus
OF THE PREFERRED EMBODIMENT It is an advantage of the present invention, that it can be used to ...


 Method for assessing the reliability of interconnects
What is claimed is: 1. A method for testing interconnect structures, comprising: forming a ...


 Partitioning and reordering methods for static test sequence compaction of sequential circuits
The present invention included methods of compacting a sequential circuit test vector set by ...


 Worst case design parameter extraction for logic technologies
The present invention provides for more realistic worst case extreme determinations for an ...


 Fusible resistor
It is the object of the present invention to provide a fusible resistor which meets all of these ...


 Resistor insertion fuse
What I claim is: 1. A fuse for use in a relatively high voltage circuit comprising: a first ...


 Performance groups-based fast simulated annealing for improving speed and quality of VLSI circuit placement
The object of this invention is to obviate the above drawbacks in the prior art and improve the ...


 Method for selecting propagation elements for magnetic bubble memory
A method is described for selecting propagation elements for a magnetic bubble memory which ...


 Paint can sealer
OF THE DRAWINGS In the drawings which illustrate the embodiment of the invention: FIG. 1 is a ...


 Vial having resealable membrane assembly activated by a medical delivery device
A resealable assembly for a vial or bottle is provided for resealable fluid access to and from the ...


 System for determining the operations of an integrated circuit and processor for use therein

Details
Inventors: Foster, Paul C.;
Assignee: GenRad Inc. (Concord, MA)
Primary Examiner: Ramirez; Ellis B.
Assistant Examiner:
Attorney, Agent or Firm: Lowe, Price, Leblanc & Becker

In one aspect, the present invention provides a system for determining the operation of an integrated circuit, comprising: receiving means (4,5) for receiving and storing information about said integrated circuit and for pre-storing a range of stimuli to be applied to a model of said integrated circuit; selecting means (6) for selecting at least one stimulus from said range; a first translator (8) for translating said selected stimulus from a reference language into an alien language; an alien simulator (12) for applying said translated stimulus to an alien model of said integrated circuit and obtaining a response to said translated stimulus; a second translator (14) for translating the said response from said alien language to said reference language; and store means (16) for storing said translated response, said stimulus and response portraying operation of the integrated circuit. The system is thus more efficient and quicker because only one model need be generated and other simulators can be generated from the reference library. The present invention also relates to a processor (18) for producing a condensed truth table.

DETAILED DESCRIPTION A first embodiment of the present invention is shown in FIG.
2.
The system comprises a translator 2 which receives information supplied by the manufacturer concerning information such as the pin names, pin types, pin ordering and so on including pulse rejection, violations, timing and capacitance information if available and translates the information into a reference language of the system.
At present, there are four types of pins which may be entered, level pins, data pins, clock pins and latch pins.
This information is all stored in a database 4 such as a hard disc.
A store 5 such as a hard disc stores a range of stimuli which can be applied to a model of an integrated circuit.
A selector 6 selects an optimum range of stimuli on the basis of the particular type of i.
c.
under test.
This is usually done in dependence of the types of pins used by the i.
c.
If the integrated circuit the subject of the model is complex, as discussed before up to 9 different types of stimuli may be used in order to obtain sufficiently comprehensive results to guarantee that all the functions of the i.
c.
are known.
The application of each stimulus takes a relatively long period of time.
Consequently, selecting the optimum range of stimuli can speed up the process but at the expense of accuracy.
It has been found that a reduction of 30 fold can be achieved while still maintaining the accuracy required.
The stimuli selected by the selector 6 are then translated by a first translator 8 from the language of the system into an alien language.
The first translator 8 will be specific to the alien environment to be used.
A model of the i.
c.
under test is stored in an alien store 10.
This model has been written by a modeler in an alien language for an alien system.
An alien simulator 12 obtains the alien model from the alien store 10 and applies to it the stimuli from the first translator 8.
Thus all access to the model is made via the alien simulator to maintain a perfect alien environment.
The results and stimuli are translated by a second translator 14 into the reference language of the system



Related patents
  Logic equation fault analyzer
What is claimed is: 1. A computer system including: A) a plurality of system modules, each of said system modules including means for sensing the occurrence of a ...
  Methods and test platforms for developing an application-specific integrated circuit
What is claimed is: 1. A method for developing a programmed ASIC integrated circuit which includes a signal processor core, a RAM memory and a ROM memory for management ...
  Method for testing reflection LCD projector and display panel pixel area thereof
Accordingly, it is the object of the present invention to provide a highly reliable and efficient testing method for a CMOS silicon wafer LCD in a reflection-type LCD ...
  Audio sample tracker
Briefly, and in general terms, the present invention provides a system for minimizing the error between a future state of the system after a delay and the predicted ...
  Optical proximity correction system
OF THE INVENTION Referring now to FIG. 14, there is illustrated a simplified procedure for mask OPC according to a first embodiment of the present invention. When ...
  Modifying a design layer of an integrated circuit using overlying and underlying design layers
The problems outlined above are in large part solved by the proximity correction technique hereof in which a design layer of an integrated circuit is altered by spatial ...
  Systematic skew reduction through buffer resizing
The present invention addresses the foregoing problems by systematically aligning delay ranges at different levels of a tree-shaped distribution network. Thus, in one ...
  Systematic approach for regularity extraction
1. Overview The invention includes a general approach to extract functional regularity for circuits (and in particular datapath circuits) from high level behavioral or ...
  Method for designing semiconductor integrated circuit
An object of the present invention is eliminating redundant registers as many as possible while taking the delay into account from the layout phase on such that chip ...
  Method of extracting layout parasitics for nets of an integrated circuit using a connectivity-based approach
A layout parasitic extraction system is disclosed. The system may be coupled with layout network connectivity extraction (NCE) or layout versus schematic checker (LVS) ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved