Home | Links | Contact Us | More About Intellectual Property | Bookmark

Search patents:

Home

Fault Detection

Byzantine-resilient-fault-tolerant-shared-memory-data-processing-system

Semiconductor memory device having redundant circuit

Accordingly, a first object of this invention is to provide a semiconductor memory device capable ...

Redundant address decoder

Accordingly, an object of the present invention is to provide a redundant address decoder which can ...

Automatic transition charge pump for nonvolatile memories

Generally, the present invention provides a high voltage charge pump for programming a non-voltage ...

High speed static BiCMOS memory with dual read ports

A memory includes a plurality of cells with each cell containing a pair of cross-coupled N-channel ...

Flexible redundancy architecture and fuse download scheme

What is claimed is: 1. In an integrated circuit comprising a plurality of circuit elements, some of ...

Flexibilitiy for column redundancy in a divided array architecture

The present invention relates to an apparatus and method for implementing flexible redundancy ...

Row redundancy block architecture

It is therefore an object of the present invention to provide a redundancy block architecture which ...

Partitioned dynamic memory allowing substitution of a redundant circuit in any partition and using partial address disablement and disablement override

It is therefore an object of the present invention to provide a circuit architecture applicable, ...

Shortened timeout period during frame retry in a communication link

The present invention is embodied in a system and method for asynchronously transmitting data ...

System for selectively reducing capture effect in a network station by increasing delay time after a predetermined number of consecutive successful transmissions

We claim: 1. In a network station coupled to media of a network, a method of accessing the media, ...

Byzantine resilient fault tolerant shared memory data processing system

Details

Inventors: Butler, Bryan P.; Harper, Richard E.;
Assignee: Charles Stark Draper Laboratory, Inc. (Cambridge, MA)
Primary Examiner: Atkinson; Charles E.
Assistant Examiner:
Attorney, Agent or Firm: O'Connell; Robert F.

A fault tolerant data processing system which provides single fault Byzantine resilience which system uses a number of fault containment regions each of which includes at least one processing element. The fault containment regions of the system are arranged to utilize a shared memory, each of such regions including a portion of the shared memory. The shared memory portion of each fault containment region provides communication with the shared memory portions of each of the other fault containment regions. A shared memory portion includes an encoder for encoding a data byte from the processor in the region into a number of data byte symbols from which the data byte can be reconstructed. The data byte symbols can be stored in the shared memory portion of the region and can be transmitted to one or more of the shared memory portions of the other fault containment regions.

DETAILED DESCRIPTION What is claimed is: 1.
A fault tolerant data processing system for providing single fault Byzantine resilience, said system comprising: a plurality of fault containment regions each region including at least one processing element; a shared memory, each fault containment region further including a portion of said shared memory, the shared memory portion in each fault containment region providing communication with the shared memory portions of each other said fault containment region; each shared memory portion in a fault containment region including encoding means responsive to a data byte from the processor in said fault containment region for encoding said data byte into a plurality of data byte symbols representing said data byte, a selected number of said data byte symbols being usable to reconstruct said data byte; storage means for storing encoded data byte symbols in said shared memory portion; transmitting means for transmitting encoded data byte symbols to one or more of the other shared memory portions in other fault containment regions; receiving means for receiving encoded data byte symbols from one or more of said other shared memory portions; and decoding means responsive to data byte symbols for decoding said symbols to reconstruct a data byte represented thereby.
2.
A fault tolerant data processing system in accordance with claim 1 wherein said system includes four fault containment regions each having a memory quadrant of said shared memory and wherein said encoding means responds to a data byte for encoding said data byte into four data byte symbols, any three of which are usable to reconstruct said data byte, said system performing a data byte write operation when a data byte is supplied from a processing element of one of said fault containment regions wherein the encoding means of the shared memory quadrant of said one fault containment region responds to said data byte to encode said data byte into four data byte symbols, N.
sub.
O, N.
sub.
1, N.
sub

Related patents

	Multiprocessor programmable interrupt controller system adapted to functional redundancy checking processor systems It is the object of the current invention to provide a multiprocessor programmable interrupt controller (MPIC) system including, but not limited to, the following ...
	Protocol for interrupt bus arbitration in a multi-processor system One object of the present invention is to provide for a multi-processor programmable interrupt controller (MPIC) system that uses an integrated circuit chip ...
	Multiprocessor computer backlane bus OF THE PREFERRED EMBODIMENTS The following detailed description describes the logical, electrical, and connector specifications of Pyramid Technology Corporation's R-B ...
	Digital data processing methods and apparatus for fault detection and fault tolerance The invention provides, in one aspect, a digital data processing device that includes a bus for transmitting signals (e.g., data and/or address information) between ...
	Method and apparatus for allocating display memory and main memory employing access request arbitration and buffer control The present invention, generally speaking, provides a low-cost, moderate performance small computer system by allowing a single sharable block of memory to be ...
	Register set reordering for a graphics processor based upon the type of primitive to be rendered The present invention provides a technique and protocol for reordering the register sets comprising the register file based upon the type of primitive to be rendered. T...
	Preamplification method and apparatus for dram sense amplifiers An object of the present invention is to improve reliability of read out in DRAM. Another object of the present invention is to increase the potential difference applied ...
	Semiconductor memory device It is an object of the present invention to provide a semiconductor memory device including a FAMOS transistor type redundancy decoder circuit suitable for practical use....
	Semiconductor device It is accordingly the object of this invention to provide a reliable semiconductor device which enables binary data to be stored in a nonvolatile memory element without ...
	Data stream smoothing using a FIFO memory The present invention is directed to the use of a FIFO memory for communicating data from a DRAM to a testing device in a continuous data stream despite interruptions ...

0.074
Archive: All patents - Links Copyright (c)2006 Eipa-patents.org - All rights reserved