 Method for testing integrated circuits having a grid-based, "cross-check" t e |
| The present invention is a new test structure which allows up to 100 percent electrical testing of V... |
|
| Serial scan chain architecture for a data processing system and method of operation |
| What is claimed is: 1. A data processor having a scan chain architecture, the scan chain ... |
|
| Hierarchically managed boundary-scan testable module and method |
| OF THE DRAWINGS FIG. 1 is a block diagram of electronic system 10 that accommodates JTAG testing ... |
|
| Multiple BIST controllers for testing multiple embedded memory arrays |
| The present invention generally relates to various models representing at least a portion of a ... |
|
| Boundary scan latch configuration for generalized scan designs |
| The present invention relates generally to a boundary design of a chip. More particularly, the ... |
|
| RAM memory circuit having a plurality of banks and an auxiliary device for testing |
| One aspect of the invention is directed to designing a RAM memory circuit provided with a plurality ... |
|
| Apparatus for testing an interconnecting logic fabric |
| According to the present invention, test circuitry and operational methods that are formed within ... |
|
| Radio channel control apparatus used in a CDMA cellular system and capable of changing cell size |
| It is therefore an object of this invention to provide a radio channel control apparatus capable of ... |
|
| Multiple satellite repeater management system using frame error rate for diversity selection |
| The foregoing and other problems are overcome and the objects of the invention are realized by ... |
|
|
Code error detecting method
| Details |
Inventors: Shimbo, Masatoshi; Kurosawa, Katsuhiro;
Assignee: Matsushita Electric Industrial Co., Ltd. (Osaka, JP)
Primary Examiner: Atkinson; Charles E.
Assistant Examiner:
Attorney, Agent or Firm: Stevens, Davis, Miller & Mosher
The code error detecting method uses the code error detecting apparatus which comprises a sector buffer memory for storing various kinds of data, an adder circuit for performing exclusive OR addition of data, a CRC generator/checker for producing error check parities by dividing a result of addition performed in the adder circuit by a predetermined generator polynomial, a temporary memory for storing the error check parities, and an error correction circuit for calculating error correction parities which are used to correct an error of the data. At the time of recording, the data incorporating various parities produced in the code error detecting apparatus is recorded on an optical disk, and, at the time of reproducing, the data reproduced and stored in the sector buffer memory is corrected by using the reproduced error correction parities, and the error check parities are obtained by using the CRC generator/checker. Then, the error check parities thus obtained are compared with the reproduced error check parities stored in the sector buffer memory to thereby detect a code error of the data. |
|
DETAILED DESCRIPTION It is therefore an object of the present invention to provide an error detection method of detecting a code error in a data file employing an optical disk in which, during a reproducing operation, an error location and an error pattern obtained in an error correction processing are used to correct the data constituting an information polynomial or a reception polynomial, thereby completing the error detection before the data are transferred to the user (host computer).
In order to achieve the above object, there is provided a method according to the present invention in which, in a recording operation, data including user data and control data representing addresses of an optical disk where the data are to be written is arranged in a form with n vertical symbols .
times.
m horizontal symbols, an exclusive OR addition is effected on n symbols in each vertical column ranging from the first column to the (m-1)-th column, and an exclusive OR addition is achieved on (n-t) symbols of the m-th column excepting t symbols including the last symbols, thereby establishing an information polynomial of data including the m symbols thus obtained.
The information polynomial is then divided by a generator polynomial prepared beforehand for error detection and a residue obtained as a result of the division is arranged as an error detection parity in the t-byte location In a reproducing operation, if a code error is found in the data of the m symbols of a horizontal row selected from the data constituted with n vertical symbols .
times.
m horizontal symbols or in data of (m-1) symbols excepting the control data, an error correction is accomplished by using an error correction code separately determined and a correction is carried out on the error detecting information polynomial for the data subjected to the error correction based on a location and a pattern associated with the error data obtained in the error correction, thereby detecting an error according to the result of the correction
|
|
Fault Detection 
