Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection DSL-modem-utilizing-low-density-parity-check-codes

 Boundary scan latch configuration for generalized scan designs
The present invention relates generally to a boundary design of a chip. More particularly, the ...


 RAM memory circuit having a plurality of banks and an auxiliary device for testing
One aspect of the invention is directed to designing a RAM memory circuit provided with a plurality ...


 Apparatus for testing an interconnecting logic fabric
According to the present invention, test circuitry and operational methods that are formed within ...


 Radio channel control apparatus used in a CDMA cellular system and capable of changing cell size
It is therefore an object of this invention to provide a radio channel control apparatus capable of ...


 Multiple satellite repeater management system using frame error rate for diversity selection
The foregoing and other problems are overcome and the objects of the invention are realized by ...


 Adaptive power control in wideband CDMA cellular systems (WCDMA) and methods of operation
I claim: 1. A Wide-band Code Division Multiple Access ("WCDMA") system comprising: a base station ...


 Link-quality estimation method and components for multi-user wireless communication systems
OF THE PREFERRED EMBODIMENT(S) The present invention is directed to wireless communication systems ...


 Transmission power control method and transmission power control apparatus in mobile communication system
1. A transmission power control method characterized in that: reception quality of a signal ...


 Drilling restart control system
It is therefore an object of the present invention to provide a drilling restart control system of ...


 Method and apparatus for automatically correcting errors detected in a memory subsystem
An apparatus and method for correcting corrupted data are disclosed. Access logic is provided to ...


 DSL modem utilizing low density parity check codes

Details
Inventors: Goldstein, Yuri; Okunev, Yuri; Drucker, Vitaly;
Assignee: PC Tel Inc. (Milipitas, CA)
Primary Examiner: Pham; Chi
Assistant Examiner: Phu; Phuong
Attorney, Agent or Firm: Gordon; David P., Jacobson; David S., Gallagher; Thomas A.

A DSL modem with a receiver and a transmitter includes an LDPC encoder which utilizes a generation matrix G which is derived from a substantially deterministic H matrix in order to generate redundant parity bits for a block of bits. The H matrix is determined by assigning "ones" of a first column N.sub.j randomly or deterministically. Then, beginning with the second column, assignment of "ones" is carried out deterministically with each "1" in a previous ancestor column generating a "1" in the next descendant column based on the rule that a descendant is placed one position below or above an ancestor. As a result, descending or ascending diagonals are generated. When distributing "ones" in any given column, care is taken to ensure that no rectangles are generated in conjunction with other "ones" in the current column and previous columns. By avoiding generation of rectangles, diagonals are interrupted.

DETAILED DESCRIPTION It is therefore an object of the invention to provide simple methods of generating reproducible H matrices.
It is another object of the invention to provide DSL modems which utilize simply generated reproducible H matrices.
In accord with these objects which will be discussed in detail below, the DSL modem of the invention generally includes a receiver and a transmitter with the transmitter including a substantially deterministic LDPC encoder.
The encoder is a function of a substantially deterministic H matrix (H=A.
vertline.
B) which is determined according to the steps and rules set forth below.
More particularly, the encoder takes a block of bits and utilizes a generation matrix G=A.
sup.
-1 B which is derived from (i.
e.
, is a function of) the H matrix in order to generate redundant parity bits.
The redundant bits are appended to the original block of bits to generate a word.
The substantially deterministic H matrix is determined as follows.
First, the "ones" of a first column N are assigned randomly or deterministically.
Preferably, the ones are distributed evenly within the first column with the first "1" in the first row of the first column according to the algorithm: H(r,1)=1, where r=1+(i-1)*integer (M.
sub.
j /N.
sub.
j); i=1,2, .
.
.
N.
sub.
j (2) Then, beginning with the second column, assignment of "ones" is carried out deterministically with each "1" in a previous (ancestor) column generating a "1" in the next (descendant) column based on the rule that a descendant is placed one position below or one position above an ancestor (it being determined in advance by convention whether the position below is used or the position above is used).
As a result, a descending diagonal or an ascending diagonal is generated.
Where a descending diagonal is used and the ancestor is in the lowest row of the matrix, the descendant may take any position in the next column, although it is preferable to place the descendant in the highest free position.
When distributing "ones" in any given column, each new descendant should be checked to ensure that no rectangles are generated in conjunction with other "ones" in the current column and previous columns



Related patents
  Structured document management system, structured document management method, search device and search method
The present invention has been made in view of the above circumstances and provides a structured document management system and a structured document management method ...
  High speed read/modify/write memory system and method
One form of the present invention is an improvement for a data processing system. The improvement comprises a memory for storing data elements, a first cache register ...
  Methods and apparatus for caching a location index in a data storage system
Aspects of the present invention relate to improved techniques for accessing content in a storage system. In accordance with one embodiment of the present invention, ...
  Method and apparatus for correcting data errors
Broadly speaking, the present invention relates to an error correcting method and apparatus which shortens the time needed to perform error correction using a buffer ...
  Method and apparatus for enhancing data rate in processing ECC product-coded data arrays in DVD storage subsystems and the like
What is claimed is: 1. A machine-implementable method for enhancing the data transfer rate in an arrangement formed by an ECC processor coupling a first memory, said ...
  Data processing method and apparatus, recording medium, reproducing method and apparatus using the same method
OF THE INVENTION Hereinafter, referring to the accompanying drawings, embodiments of the present invention will be explained. In a structure of an error-correcting ...
  Method for testing integrated circuits having a grid-based, "cross-check" t e
The present invention is a new test structure which allows up to 100 percent electrical testing of Very Large Scale Integrated Circuits by the addition of an array of ...
  Serial scan chain architecture for a data processing system and method of operation
What is claimed is: 1. A data processor having a scan chain architecture, the scan chain architecture comprising: a plurality of scan chains wherein each scan chain in ...
  Hierarchically managed boundary-scan testable module and method
OF THE DRAWINGS FIG. 1 is a block diagram of electronic system 10 that accommodates JTAG testing through the use of a hierarchically managed testable module 12. System 1...
  Multiple BIST controllers for testing multiple embedded memory arrays
The present invention generally relates to various models representing at least a portion of a semiconductor device and various semiconductor devices. In accordance with ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved