Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Data-processing-method-and-apparatus-recording-medium-reproducing-method-and-apparatus-using-the-same-method

 Link-quality estimation method and components for multi-user wireless communication systems
OF THE PREFERRED EMBODIMENT(S) The present invention is directed to wireless communication systems ...


 Transmission power control method and transmission power control apparatus in mobile communication system
1. A transmission power control method characterized in that: reception quality of a signal ...


 Drilling restart control system
It is therefore an object of the present invention to provide a drilling restart control system of ...


 Method and apparatus for automatically correcting errors detected in a memory subsystem
An apparatus and method for correcting corrupted data are disclosed. Access logic is provided to ...


 Replacement data error detector
A cache is described which includes an error circuit for detecting errors in the replacement data. I...


 Soft error detection in high speed microprocessors
The present invention provides aspects for soft error detection for a superscalar microprocessor. T...


 Semiconductor integrated circuit device, manufacturing method thereof, and driving method for the same
To solve the above-described problems, the present invention employs the below-mentioned means. As ...


 Integration of security modules on an integrated circuit
In accordance with the preferred embodiment of the present invention, an integrated circuit ...


 Method and system for storing device test information on a semiconductor device using on-device logic for determination of test results
OF THE INVENTION A schematic diagram of an embodiment of the present invention is shown in FIG. 1. ...


 Semiconductor memory with a multiplexer for selecting an output for a redundant memory access
The invention may be incorporated into an integrated circuit memory with redundant memory cells, by ...


 Data processing method and apparatus, recording medium, reproducing method and apparatus using the same method

Details
Inventors: Kojima, Tadashi;
Assignee: Kabushiki Kaisha Toshiba (Kawasaki, JP)
Primary Examiner: Decady; Albert
Assistant Examiner: Chase; Shelly A
Attorney, Agent or Firm: Oblon, Spivak, McClelland, Maier & Neustadt, P.C.

A burst error-correcting capability is largely improved. At least the even-number row and at least the odd-number row of the data block which is a set of data sectors are separated. An outer parity is created for each column and an inner parity is created for each row. Then, the outer parity is scattered with respect to each of the sectors of the data block to be interleaved.

DETAILED DESCRIPTION OF THE INVENTION Hereinafter, referring to the accompanying drawings, embodiments of the present invention will be explained.
In a structure of an error-correcting information data block in which an error-correcting code is created and added to the information data block, the Reed-Solomon error correction is used many times for heightening the random error and burst error correction capability.
Furthermore, generally, in the digital data processing, a unit of 8 bits constitutes one byte.
In consideration of other aspects of the development, such concept is favorable in the data processing efficiency.
Hereinafter, a detailed explanation will be given by referring to the drawings and the DVD standard.
FIG.
1 is an M row.
times.
N columns information data block.
In the field of computers, 128.
times.
(multiple of 2) is used as processed information data block.
In the DVD standard, 2048 bytes are used an information block unit.
By adding ID and a control code or the like to 2048 bytes main data, 2064 bytes is set to constitute 12 rows.
times.
172 columns information data block.
When an attempt is made to gain an expected error-correcting capability by directly adding an error-correcting code to (M.
times.
N=12.
times.
172) byte block, the redundancy ratio of the correction code becomes too high.
Then, (K.
times.
(M.
times.
N)) bytes information data block is constructed by aggregating K information data blocks.
FIG.
2 is a view showing this (K.
times.
(M.
times.
N)) bytes information data block.
In the DVD standard, K=16 is adopted.
The row (vertical) direction in the information data block is the (K.
times.
M) bytes data.
In the (K.
times.
M) byte data in each of the N rows, (K.
times.
Q) bytes error-correcting code is created and added.
Next, the row (vertical) direction in the information data block of FIG.
2 is N bytes data.
Furthermore, the row number is (K.
times.
M)+(K.
times.
Q) row because of an increase in the previous error-correcting code (K.
times.
Q).
In each of the (K.
times.
M)+(K.
times



Related patents
  Method for testing integrated circuits having a grid-based, "cross-check" t e
The present invention is a new test structure which allows up to 100 percent electrical testing of Very Large Scale Integrated Circuits by the addition of an array of ...
  Serial scan chain architecture for a data processing system and method of operation
What is claimed is: 1. A data processor having a scan chain architecture, the scan chain architecture comprising: a plurality of scan chains wherein each scan chain in ...
  Hierarchically managed boundary-scan testable module and method
OF THE DRAWINGS FIG. 1 is a block diagram of electronic system 10 that accommodates JTAG testing through the use of a hierarchically managed testable module 12. System 1...
  Multiple BIST controllers for testing multiple embedded memory arrays
The present invention generally relates to various models representing at least a portion of a semiconductor device and various semiconductor devices. In accordance with ...
  Boundary scan latch configuration for generalized scan designs
The present invention relates generally to a boundary design of a chip. More particularly, the present invention relates to a boundary scan latch configuration for ...
  RAM memory circuit having a plurality of banks and an auxiliary device for testing
One aspect of the invention is directed to designing a RAM memory circuit provided with a plurality of memory banks such that the circuit may be tested in a shorter time ...
  Apparatus for testing an interconnecting logic fabric
According to the present invention, test circuitry and operational methods that are formed within an FPGA device are to support the testing of embedded fixed logic core ...
  Radio channel control apparatus used in a CDMA cellular system and capable of changing cell size
It is therefore an object of this invention to provide a radio channel control apparatus capable of changing a size of a cell. It is another object of this invention to ...
  Multiple satellite repeater management system using frame error rate for diversity selection
The foregoing and other problems are overcome and the objects of the invention are realized by methods and apparatus in accordance with embodiments of this invention. D...
  Adaptive power control in wideband CDMA cellular systems (WCDMA) and methods of operation
I claim: 1. A Wide-band Code Division Multiple Access ("WCDMA") system comprising: a base station and a mobile station; a first channel including a baseband signal ...

0.034

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved