Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Device-for-differential-mode-information-transmission-between-at-least-two-elements-of-a-motor-vehicle

 Semiconductor memory device improved for externally designating operation mode
An object of the present invention is to provide a semiconductor memory device in which a timing of ...


 Multiple bit error detection and correction system employing a modified Reed-Solomon code incorporating address parity and catastrophic failure detection
Accordingly, it is a primary objective of the present invention to provide an error correction and ...


 Integrated circuit I/O using a high performance bus interface
The present invention is designed to provide a high speed, multiplexed bus for communication ...


 Memory defect masking device
Therefore, the main objective of the present invention is to provide a memory defect masking device ...


 Bidirectional line switch ring network
Therefore, in view of the above-mentioned problems, the present invention has as its object the ...


 Virtual multi-port RAM
It is therefore an object of the present invention to provide a multi-port RAM structure which ...


 Decoding global drive/boot signals using local predecoders
One aspect of the invention comprises a decoding circuit for driving a word line associated with at ...


 Apparatus and method for CRC computation over fixed length blocks containing variable length packets of data received out of order
Overview FIG. 1 depicts a Page CRC Generator 101 and a Page Buffer Memory 102 of the present ...


 Semiconductor memory device having even and odd numbered bank memories
An object of this ivention is to provide a semiconductor memory device which can simultaneously ...


 Semiconductor memory device having split operation and capable of reducing power supply noise
An object of the present invention is to provide a semiconductor memory device that effectively ...


 Device for differential-mode information transmission between at least two elements of a motor vehicle

Details
Inventors: Lecoco, Jean-Luc; Magne, Pierre;
Assignee: Automobiles Peugeot (Paris, FR); Automobiles Citroen (Neuilly-sur-Seine, FR); Regie Nationale des Usines Renault (Boulogne Billancourt, FR)
Primary Examiner: Chin; Stephen
Assistant Examiner: Ghebretinsae; T.
Attorney, Agent or Firm: Burns, Doane, Swecker & Mathis

This device in which the elements are linked by two information transmission lines (2, 3) and each of which includes information sending and reception circuits (4, 5), linked to a protocol handler (6), is characterized in that the reception circuit (5) of each element (1) comprise three comparators (7, 8, 9), a first comparator (7) receiving the signals transiting on the two lines (2, 3), a second comparator (8) receiving the signals transiting on a line (2) and a third comparator (9) receiving the signals transiting on the other line (3) and, interposed between the output of these comparators (7, 8, 9) and the information input (RC) of the handler (6), a circuit (10) for selective connection of the output (R0) of the first comparator (7) or of the output of a circuit for logically combining the outputs (R1, R2) of the second and third comparators (8, 9), to the input of the protocol handler (6), under the control of the latter as a function of the state of the signals present at its input, in order to permit operation of the device in normal differential mode and in degraded mode on the basis of information transiting on one of the lines.

DETAILED DESCRIPTION The object of the invention is thus to resolve these problems by proposing an information transmission device which is simple, reliable and makes it possible to ensure adequate information transmission even when one of the transmission lines is disturbed and which is applicable, in particular, to a multi-master network.
To this end, the subject of the invention is a device for differential-mode information transmission between at least two elements of a motor vehicle, linked by two information transmission lines each of which comprises information sending means and information reception means, linked to a protocol handler, characterised in that the reception means of each element comprise three comparators, a first receiving as input the signals transiting on the two information transmission lines, a second receiving as input the signals transiting on an information transmission line and a third receiving as input the signals transiting on the other information transmission line and, interposed between the output of these comparators and the information input of the protocol handler, means of selective connection of the output of the first comparator or of the output of means for logically combining the outputs of the second and third comparators, to the information input of the protocol handler, under the control of the latter as a function of the state of the signals present at its information input, in order to permit operation of the device in normal differential mode and in degraded mode on the basis of information transiting on one of the transmission lines.
According to one embodiment, the selective connection means comprise a multiplexer whose output is linked to the information input of the protocol handler, whose inputs receive the output of the first comparator and the output of the means for logically combining the outputs of the second and third comparators and driven by a control output of the protocol handler.



Related patents
  Circuit and method for signal transmission
Bearing in mind the above-described problems with the prior art techniques, the present invention was made. Accordingly, it is an object of the present invention to ...
  Non-volatile RAM cell with enhanced conduction insulators
What is claimed is: 1. A memory system comprising; a semiconductor substrate, a volatile memory cell having a data node formed in said substrate, a non-volatile device ...
  Target location systems
What we claim is: 1. A target location system comprising a signal transmitter including a pair of signal transmitter transducers arranged in spaced apart relationship, ...
  Multiple bit output dynamic random-access memory
An improvement for a dynamic random-access memory which includes memory cells coupled to sense amplifiers by bit lines is described. The memory includes a digital ...
  Autonomous N-modular redundant fault tolerant clock system
In accordance with the present invention, a fault tolerant clock system comprises a first set of fault containment regions that include a plurality of clock units, all ...
  Expandable digital error detection and correction device
What is claimed is: 1. An error detection and correction device (300) comprising in combination: a first device bus (310); a second device bus (312); a third device bus (...
  Automated safestore stack generation and move in a fault tolerant central processor
What is claimed is: 1. A fault tolerant central processing unit comprising: A) data manipulation circuitry including a plurality of software visible registers, each said ...
  Method and circuitry arrangement for refreshing data stored in a dynamic MOS memory
It is an object of the invention to provide a method for the refreshing of data stored in a dynamic MOS memory, which serves as a working memory of a microcomputer ...
  Refresh operation control circuit for semiconductor device
An object of this invention is to provide a simple practical circuit to manage and control the timing of refresh such that the refresh operation is automatically carried ...
  Dynamic random access memory device with staggered refresh
One object of the present invention is to reduce a peak value of a current consumed in the DRAM in the refresh operation. Another object of the present invention is to ...

0.034

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved