Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Electronic-timepiece

 Process and device for checking substrate wafers
Since a defect counting process, particularly a counting process carried out by an operator, is ...


 Synchro-to-digital converter
Accordingly, a primary object of the present invention is to provide a synchro-to-digital converter ...


 Duty cycle control apparatus
What is claimed is: 1. Apparatus for controlling the duty cycle of an input signal having a period, ...


 Signal level comparing circuit
It is accordingly an object of this invention to provide a signal level comparing circuit which can ...


 Circuit arrangement for correcting slip errors in pcm receivers
I claim: 1. In a receiver for binary code words including information bits and redundancy bits to ...


 Redundant clock system utilizing nonsynchronous oscillators
In accordance with the present invention, there is provided a clock system with two nonsynchronized ...


 Electronic timepiece

Details
Inventors: Inoue, Yuichi; Odagiri, Hiroshi; Masaki, Hiroyuki; Ohtawa, Shuji; Kasuga, Masao;
Assignee: Seiko Instruments Inc. (Tokyo, JP)
Primary Examiner: Roskoski; Bernard
Assistant Examiner:
Attorney, Agent or Firm: Adams; Bruce L., Wilks; Van C.

In a temperature gradient adjustor for a temperature-compensated electronic watch, the temperature gradient adjusting range can be widened without any drop in the temperature gradient adjusting resolution of a temperature sensitive oscillator by adding a roughly temperature gradient adjusting variable frequency divider for variably dividing the frequency of the output of a temperature sensitive oscillator and by operating the temperature gradient adjustor at a value which is prepared by adding a constant numerical value to temperature gradient adjusting numerical information. A constant voltage supplying to a temperature sensitive oscillator can be finely adjusted from external side so as to optimize a linearity of frequency versus temperature characteristic.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT The present invention will be described in the following in connection with the embodiment thereof with reference to the accompanying drawings.
FIGS.
1 and 2 are block diagrams showing the basic constructions of the temperature sensitive oscillator adjustor of the present invention.
FIG.
1 is constructed by adding a roughly temperature gradient adjusting variable frequency divider 13 according to the present invention to the construction of FIG.
3 and by operating the temperature gradient adjustor at a value which is prepared by adding a constant numerical value D to the adjusting numerical information A.
FIG.
2 is also constructed by adding the variable frequency divider 13 according to the present invention to the conventional example of FIG.
4 and by operating the temperature gradient adjustor at the value which is prepared by adding the numerical value D to the adjusting numerical information A.
The temperature compensation in the cases of FIGS.
1 and 2 are substantially the same as that of the aforementioned case of FIG.
3, and the temperature information T of FIG.
1 can be expressed by the following equation: T=[(A+D).
fs/2.
sup.
c.
fc]+B-2.
sup.
l.
m (7), wherein fs=.
alpha.
.
.
theta.
+fo (2).
Letter D designates a constant numerical value to be added to the temperature gradient adjusting numerical information A, and letter C designates information concerning how many flip-flops are to be added for dividing the output signal of the temperature sensitive oscillator into one half.
It is quite natural that the added numerical value D need not be added to the adjusting numerical value A but may take any construction if the output signal of the temperature sensitive oscillator never fails to be inputted to the offset adjusting counter for a constant period of time having no relation to the adjusting numerical value A.
Likewise, the variable frequency dividing information C need not be constructed to specify how may flip-flops to be added, as shown in FIG



Related patents
  System and method for monitoring point identification
OF THE PREFERRED EMBODIMENTS The present invention is directed to an improved system and method for enhancing the performance monitoring capabilities of a ...
  Unit switching apparatus with failure detection
It is an object of the present invention to provide a unit switching apparatus which can set a spare unit with the same setting as that of a faulty current unit within a ...
  Dynamic random access memory device having sense amplifier circuit arrays sequentially activated
It is therefore an important object of the present invention to provide a dynamic random access memory device which is improved in data access speed. To accomplish these ...
  Integrated semiconductor memory with parallel test capability and redundancy method
We claim: 1. An integrated semiconductor memory, comprising: U block groups (GP.sub.u=1 . . . U) each having groups of M memory cells (MC) and word lines (WL), and means ...
  Method and apparatus for testing a connection between digital processing modules, such as in digital printing
We claim: 1. A method of testing a connection between a first module and a second module, the first module and second module being intended to exchange digital ...
  Testing circuitry of internal peripheral blocks in a semiconductor memory device and method of testing the same
The invention may be implemented in a semiconductor memory integrated circuit by providing response circuitry at the ends of signal lines internal to the memory. E...
  Integrated circuit memory with column voltage holding circuit
An object of the present invention is to make an integrated circuit memory comprising a circuit that can be used to obtain a voltage at the column BL selected for the ...
  Double-row address decoding and selection circuitry for an electrically erasable and programmable non-volatile memory device with redundancy, particularly for flash EEPROM devices
In view of the state of art described, the object of the present invention is to realize a row address decoding and selection circuitry which allows the simultaneous ...
  Tightly coupled, low overhead RAM built-in self-test logic with particular applications for embedded memories
I claim: 1. A method of testing memory having a set of M memory locations, said method comprising the steps of: (a) generating a first sequence F.sub.k that is ...
  Standby current detecting circuit for use in a semiconductor memory device and method thereof
Therefore, it is an object of the present invention to provide a standby current detecting circuit and method for detecting where within a semiconductor memory device a ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved