Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Interference-suppression-circuit-for-automobile-radio-receivers

 Real-time synchronization of concurrent views among a plurality of existing applications
A synchronization system includes a motion event synchronizer and multiple application ...


 Data error correction circuit
It is an object of the present invention to provide a data error correction circuit wherein errors ...


 Differential to single-ended converter utilizing inverted transistors
An object of the present invention is to provide a differential to single-ended converter using I....


 Semiconductor memory circuit
It is an object of the invention to provide a semiconductor memory circuit which is free from ...


 Dynamic event selection network
What is claimed is: 1. A digital dynamic event selection network for telephone and real time ...


 Neural network using random binary code
I claim: 1. A method of analog, parallel hardware implementation of neural networks with changeable ...


 Method of modifying the temperature drift of the propagation time of surface elastic waves and a device obtained by said method
What I claim is: 1. A method of reducing the differences in propagation time of surface elastic ...


 Astable multivibrator
What is claimed is: 1. The combination comprising: first and second transistors, each transistor ...


 Music synthesizer
What I claim is: 1. In a music synthesis apparatus having associated music signal utilization means,...


 Method and apparatus for arbitrating conflicts by monitoring number of access requests per unit of time in multiport memory systems
What we claim is: 1. A method for arbitrating conflicting memory transfer requests in a multiport ...


 Interference suppression circuit for automobile radio receivers

Details
Inventors: Rasehorn, Hans; Hansen, Jens;
Assignee: Blaupunkt-Werke GmbH (Hildesheim, DT)
Primary Examiner: Habecker; Thomas B.
Assistant Examiner:
Attorney, Agent or Firm: Woodward; William R.

A pulse amplifier with its input across the power supply leads to an automobile radio receiver to be protected against pulse interference is used to operate a blanking gate interposed between the demodulator of the receiver and the low-frequency circuits thereof. One of the power supply leads is grounded to the vehicle body. A resistor in the ungrounded lead increases the sensitivity of the pulse interference suppression circuit without impairing receiver operation. The circuit provides interference suppression that is not dependent upon the receiver band width and therefore usable both for AM reception and for FM reception.

DETAILED DESCRIPTION We claim: 1.
Interference pulse suppression circuit for a vehicular radio receiver, comprising: pulse amplifier means (8) having two input terminals, of which one is connected to a conductor that is connected to and is at the potential of the metallic structure of a vehicle body, within which a radio receiver protected by said circuit is located, the second of said input terminals being connected to a voltage supply conductor energized by an ungrounded voltage supply terminal of a battery that is grounded to said vehicle body at another terminal of said battery, said voltage supply conductor being connected to said ungrounded terminal through an interposed circuit component the impedance of which is not capable of reducing the voltage supply of said receiver by more than one volt during normal operation thereof, whereby the pulse voltage pick-up sensitivity of said pulse amplifier means is increased without substantial impairment of the operation of said radio receiver.
2.
Circuit as defined in claim 1, in which said first-mentioned input terminal (E1) of said pulse amplifier means (8) is connected to the negative voltage supply line (L1) and said second input terminal of said pulse amplifier to the positive voltage supply line (L2) of a current supply system utilized by said radio receiver.
3.
Circuit as defined in claim 2, in which said impedance (Z) is an interposed circuit component having a d.
c.
resistance sufficiently small so that the operating supply voltage of said receiver will not be reduced by substantially more than one volt.
4.
Circuit as defined in claim 3, in which said interposed circuit component is a resistor.
5.
Circuit as defined in claim 4, in which said interposed circuit component is composed of a resistor shunted by a radio frequency choke.




Description:
This invention relates to a circuit for suppressing interference pulses in an automobile radio receiver of the kind including a disturbance voltage detector which provides a blocking pulse to a gate circuit interposed in the low-frequency signal path of the radio receiver



Related patents
  Multi-way program branching circuits
The capability of implementing multi-way branches anywhere in the program based on any data is provided by including in the central processing unit a plurality of ...
  Redundancy analyzer for automatic memory tester
What is claimed is: 1. Memory test apparatus for testing a memory under test (MUT) formed from physical structures which define a plurality of storage locations ...
  Method and apparatus for testing memory devices and displaying results of such tests
The present invention provides an apparatus and method for testing a semiconductor device, and in real-time, displaying the spatial locations of errors on a display ...
  Feedback shift register
OF THE PREFERRED EMBODIMENT FIG. 6 illustrates a preferred embodiment of the feedback shift register according to the present invention. The feedback shift register ...
  Laser apparatus
Therefore, the primary object of the present invention is to provide a laser apparatus wherein a pumping source for providing energy for exciting a laser medium is, when ...
  Multiple I/O bus virtual broadcast of programmed I/O instructions
According to the present invention, these and other objects and advantages are achieved in a method for performing an input/output process containing a programmed input/...
  Personal computer memory bank parity error indicator
Referring now to the drawing, a personal computer includes a microprocessor 10 connected to a main memory comprised of two memory banks 12 and 14 through two parity ...
  Circuit for selectively preventing a microprocessor from posting write cycles
OF THE PREFERRED EMBODIMENT Referring now to FIG. 1, an exemplary computer system S incorporating the preferred embodiment of the present invention is shown. In the ...
  Method of interfacing between data transmission systems having an unequal number of transceiver ports
It is an object of the present invention to provide an efficient method for transferring data between a pen-based computer and a computer peripheral. It is another ...
  Method and system for concurrent computer transaction processing
The present invention is directed to a method, system, and bus agent for concurrent transaction processing. The method transmits first and second transaction requests ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved