|
|
Multiple I/O bus virtual broadcast of programmed I/O instructions
According to the present invention, these and other objects and advantages are achieved in a method for performing an input/output process containing a programmed input/...
|
|
|
Personal computer memory bank parity error indicator
Referring now to the drawing, a personal computer includes a microprocessor 10 connected to a main memory comprised of two memory banks 12 and 14 through two parity ...
|
|
|
Circuit for selectively preventing a microprocessor from posting write cycles
OF THE PREFERRED EMBODIMENT Referring now to FIG. 1, an exemplary computer system S incorporating the preferred embodiment of the present invention is shown. In the ...
|
|
|
Method of interfacing between data transmission systems having an unequal number of transceiver ports
It is an object of the present invention to provide an efficient method for transferring data between a pen-based computer and a computer peripheral. It is another ...
|
|
|
Method and system for concurrent computer transaction processing
The present invention is directed to a method, system, and bus agent for concurrent transaction processing. The method transmits first and second transaction requests ...
|
|
|
Real-time synchronization of concurrent views among a plurality of existing applications
A synchronization system includes a motion event synchronizer and multiple application encapsulators which operate together to synchronize motion events in existing ...
|
|
|
Data error correction circuit
It is an object of the present invention to provide a data error correction circuit wherein errors in shortened data of different lengths can be easily corrected at a ...
|
|
|
Differential to single-ended converter utilizing inverted transistors
An object of the present invention is to provide a differential to single-ended converter using I.sup.2 L device geometries for reducing the area required to fabricate ...
|
|
|
Semiconductor memory circuit
It is an object of the invention to provide a semiconductor memory circuit which is free from fluctuations of the substrate potential with potential changes in the bit ...
|
|
|
Dynamic event selection network
What is claimed is: 1. A digital dynamic event selection network for telephone and real time processor control systems comprising: a plurality of sources of input events ...
|