 Random access memory having a flexible array redundancy scheme |
| The present invention is a wide I/O Random Access Memory (RAM) and the architecture and redundancy ... |
|
| Integrated circuit chip with a wide I/O memory array and redundant data lines |
| The present invention is an integrated circuit chip with a RAM or a RAM macro with at least one ... |
|
| Improved logic cell array using CMOS E.sup.2 PROM cells |
| OF ILLUSTRATIVE EMBODIMENT Referring now to the drawings, FIG. 1 is a schematic block diagram of a ... |
|
| DRAM architecture having distributed address decoding and timing control |
| The previously mentioned needs are fulfilled with the present invention. In one form, a DRAM and ... |
|
| Memory with page mode |
| We claim: 1. In a memory comprising first and second arrays, each array comprising a plurality f ... |
|
| Method and apparatus for identifying and repairing mismatched data |
| According to one embodiment of the present invention, a method of determining if a data coherence ... |
|
| Testing system for local subscribers |
| Therefore, in view of the above problem, the object of the present invention is the provision of a ... |
|
| Device for inducing a wink in a telephone system |
| It is accordingly an object of the present invention to overcome the drawbacks of the prior art. It ... |
|
| Chassis fault tolerant system management bus architecture for a networking |
| The present invention overcomes the disadvantages of the prior art by providing a fault tolerant ... |
|
|
Link-quality estimation method and components for multi-user wireless communication systems
| Details |
Inventors: Reznik, Alexander;
Assignee: InterDigital Technology Corporation (Wilmington, DE)
Primary Examiner: Milord; Marceau
Assistant Examiner:
Attorney, Agent or Firm: Volpe and Koenig, P.C.
Received signal characteristics of multiple concurrently received channels are determined using an analytical approach for computation in lieu of the measurement based approach of the prior art. A receiving wireless transmit receive unit (WTRU) and method are provided for processing concurrent communication signals from a plurality of transmitting WTRUs that concurrently transmit successive data blocks in a plurality of K forward channels. The receiving WTRU preferably has a receiver configured to receive successive data blocks of K concurrent transmissions transmitted from the transmitting WTRUs on the respective K forward channels. A processor is configured to compute individual channel characteristics for each forward channel k based on the characteristics of data signals received on all K forward channel. The processor is preferably configured to successively compute instantaneous Signal to Interference Ratio values for each forward channel j (iSIRj), for integers j=1 to K, based on a cross correlation matrix of channel response characteristics of K concurrently received data blocks and to selectively compute an average value that is used for the computing the individual channel characteristics for the forward channel k. The individual channel characteristics are advantageously used for power control or for the processing of the data blocks received on the respective forward channels. |
|
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT(S) The present invention is directed to wireless communication systems and the processing of received communications signals to facilitate the transmission and reception of such signals with a desired Quality of Service (QoS) without undue interference to other wireless communications or unnecessary power consumption.
Wireless communication systems, such as, for example, a cellular telecommunications system can include one or more base stations or Node Bs, and a plurality of wireless transmit/receive units (WTRUs).
A wireless transmit/receive unit ("WTRU") includes but is not limited to a user equipment, mobile station, fixed or mobile subscriber unit, pager, or any other type of device capable of operating in a wireless environment.
These exemplary types of wireless environments include, but are not limited to, wireless local area networks and public land mobile networks.
A "base station" is a type of WTRU and includes, but is not limited to, a base station, Node B, site controller, access point or other interfacing device in a wireless environment.
In general, Quality of Service (QoS) for wireless communications is directly related to having the wireless signals transmitted with sufficient power.
However, it is desirable to limit transmission power as much as possible to avoid undue interference to other wireless communications and unnecessary power consumption.
Conventional power control methods for wireless systems such as 3GPP evaluate QoS metrics to balance the competing desires to maintain signal quality without at a minimum power level.
With reference to FIG.
2, a wireless communication system having a transmitting station 50 and a receiving station 70 which employs a closed loop power control system is illustrated.
The transmitting station 50 includes a transmitter 51 having a data line 52 which transports a user data signal for transmission.
The user data signal is provided with a desired power level which is adjusted by applying a transmit power adjustment from an output 53 of a processor 55 to adjust the power level
|
| Related patents |
|
|
Transmission power control method and transmission power control apparatus in mobile communication system
1. A transmission power control method characterized in that: reception quality of a signal transmitted from a remote station is compared with a control target value, ...
|
|
|
Drilling restart control system
It is therefore an object of the present invention to provide a drilling restart control system of an NC drilling machine which can rapidly achieve the restarting of the ...
|
|
|
Method and apparatus for automatically correcting errors detected in a memory subsystem
An apparatus and method for correcting corrupted data are disclosed. Access logic is provided to access a memory. For each data value output by the memory, error ...
|
|
|
Replacement data error detector
A cache is described which includes an error circuit for detecting errors in the replacement data. If an error is detected, the cache may update the replacement data to ...
|
|
|
Soft error detection in high speed microprocessors
The present invention provides aspects for soft error detection for a superscalar microprocessor. The aspects include a first pipeline, the first pipeline including a ...
|
|
|
Semiconductor integrated circuit device, manufacturing method thereof, and driving method for the same
To solve the above-described problems, the present invention employs the below-mentioned means. As a first means, means for storing therein trimming data, means for ...
|
|
|
Integration of security modules on an integrated circuit
In accordance with the preferred embodiment of the present invention, an integrated circuit includes secure logic that requires protection. Secure assurance logic ...
|
|
|
Method and system for storing device test information on a semiconductor device using on-device logic for determination of test results
OF THE INVENTION A schematic diagram of an embodiment of the present invention is shown in FIG. 1. An integrated circuit device is indicated at 1, and the integrated ...
|
|
|
Semiconductor memory with a multiplexer for selecting an output for a redundant memory access
The invention may be incorporated into an integrated circuit memory with redundant memory cells, by way of a circuit that controls the coupling of a redundant sense ...
|
|
|
Method and apparatus for inhibiting a predecoder when selecting a redundant row line
One aspect of the invention comprises a circuit for replacing a defective signal path of a plurality of like signal paths with a redundant signal path. The circuit ...
|
|
|
Fault Detection 
