Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Method-and-apparatus-for-arbitrating-conflicts-by-monitoring-number-of-access-requests-per-unit-of-time-in-multiport-memory-systems

 Asynchronous anticontention logic for bi-directional signals
The present invention concerns an asynchronous anticontention circuit for a bi-directional bus. The ...


 Method of handshaking in a data communications bus
OF THE DRAWINGS Throughout this description, the preferred embodiment and examples shown should be ...


 Apparatus for recognition of approximate shape of an article
What is claimed is: 1. A method for the recognition of the approximate shape of an article, which ...


 Clock generating circuit for use in single chip microcomputer
Accordingly, it is an object of the present invention to provide a basic clock signal generating ...


 Method and apparatus for power management of an integrated circuit
Embodiments of the present invention include a clock distribution system and clock interrupt system ...


 Adaptive expansion bus
The following sets forth a detailed description of the best contemplated mode for carrying out the ...


 Apparatus and method for synchronously providing a fullness indication of a dual ported buffer situated between two asynchronous buses
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, there is illustrated a computer system C ...


 Apparatus and method of layering cache and architectural specific functions to permit generic interface definition
It is therefore one object of the present invention to provide an improved cache controller for a ...


 Transparent bridge between of a computer system and a method of interfacing the buses to operate as a single logical bus
There is a need for a bridge which provides electrical isolation between buses to comply with bus ...


 Interactive terminal system using a prepoll prior to transferring information from the controller to the work station
An interactive terminal data processing system includes a high speed link controller (HSLC) and a ...


 Method and apparatus for arbitrating conflicts by monitoring number of access requests per unit of time in multiport memory systems

Details
Inventors: Kalkunte, Ramsesh; Rege, Satish; Edgar, Ronald;
Assignee: Digital Equipment Corporation (Maynard, MA)
Primary Examiner: Kim; Matthew M.
Assistant Examiner:
Attorney, Agent or Firm: Fisher; Arthur W., Maloney; Denis G., Pappas; Joanne N.

A method for arbitrating conflicting requests for a memory transfer in a multiport memory system including first and second memory ports. The method includes the following steps. First, monitoring the volume of memory transfer requests from the first memory port. Second, partially disabling the second memory port if the memory request volume is greater than a first predetermined volume. And third, reenabling the second memory port when the memory request volume becomes less than a second predetermined volume. Apparatus implementing this method which includes an activity detector, coupled to the first memory port, for generating a bistate signal having a first state when the volume of memory requests by the first memory port exceeds a first predetermined volume and a second state otherwise. Circuits are provided for selectively partially disabling memory requests from the second memory port in response to the bistate signal being in the second state.

DETAILED DESCRIPTION What we claim is: 1.
A method for arbitrating conflicting memory transfer requests in a multiport memory system including first and second memory ports, said method comprising the steps of: monitoring a volume of memory transfer requests from said first memory port; partially disabling said second memory port if said volume is greater than a first predetermined volume; and reenabling said second memory port when said volume of memory transfer requests becomes less than a second predetermined volume, said second predetermined volume being less than said first predetermined volume.
2.
The method of claim 1, wherein said monitoring step comprises the steps of: waiting for a predetermined period of time after completion of a memory transfer to detect subsequent memory transfer requests by said first memory port; determining that said volume of memory transfer requests is less than said second predetermined volume if no subsequent memory transfer request is detected within said predetermined period of time; counting consecutive said subsequent memory transfer requests by said first memory port detected within said predetermined period of time after completion of a preceding memory transfer; and determining that said volume of memory transfer requests exceeds said first predetermined volume, if the count exceeds a predetermined number m.
3.
The method of claim 2, wherein said predetermined number m is changed under user control.
4.
The method of claim 2, wherein said predetermined number m is 16.
5.
The method of claim 2, wherein said partially disabling step comprises the steps of: counting consecutive memory transfer requests granted to said first memory port; and granting one memory transfer request to said second memory port if the memory transfer requests granted to said first memory port exceed a predetermined number n.
6.
The method of claim 5, wherein said predetermined number n is changed under user control.
7.
The method of claim 5, wherein said predetermined number n equals 256



Related patents
  Semiconductor memory device having flip-flop circuits
In order to solve the above explained problems of prior art semiconductor memory devices having flip-flop circuits, the present invention has as an object the provision ...
  Self-isolating cross-coupled sense amplifier latch circuit
It is accordingly an object of the present invention to provide an improved sense amplifier latching circuit using field effect transistors of both the enhancement and ...
  Cassette with removable disc
Part of the housing is constituted by a door or end closure which is movable relative to the remainder of the housing between an open and a closed position, the door ...
  Optical detection and logic devices with latching function
It is object of the invention to provide improved apparatus and methods of optical detection and logic devices with latching functions optical logic devices and methods. ...
  Optical-fibre passively mode locked laser generator with non-linear polarization switching
The present invention concerns an active-fibre laser that is passively-mode-locked and particularly suited for emission of solitons. In an aspect the present invention ...
  Connection set-up and path assignment in wavelength division multiplexed ring networks
These shortcomings and other limitations and deficiencies are obviated in accordance with the present invention by a wavelength assignment and routing approach that is ...
  Magnetic printing machine employing a multi-channel recording head with minimal cross-talk with secondary scanning head movement
An object of this invention is to provide a magnetic printing machine in which there is no cross talk, and which has high resolving power. Another object of this ...
  Phase-lock loop circuit with fuzzy control
These and other objects and advantages are achieved by providing a phase-lock circuit with fuzzy logic control, which includes a phase comparator whose output is ...
  Programmable variable length high speed digital delay line
What is claimed is: 1. A variable length, high speed, digital delay line apparatus comprising in combination: a set of serially arranged, fixed-length, digital delay ...
  Bus station abort detection
An abort detection circuit for inclusion in each operational component of a multi-component system in which these components are interconnected through a bus that is ...

0.034

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved