 Method of processing stored data containing parity data |
| In accordance with the present invention, parity data for each sector is produced either by ... |
|
| Checking for proper locations of storage devices in a storage device array |
| The present invention is directed to method and apparatus for verifying that each storage device is ... |
|
| Selectively updateable mapped data storage system |
| OF PREFERRED EMBODIMENTS FIG. 6 is a schematic block diagram of the selectively updateable mapped ... |
|
| Data storage system and method employing a write-ahead hash log |
| The problems outlined above may in large part may be solved by various embodiments of a data ... |
|
| Method to ensure data integrity in a telecommunications network |
| According to the invention, this object is accomplished by providing a method of generating and ... |
|
| Method and circuitry for generating r-bit parallel CRC code for an l-bit data source |
| Therefore, the main objective of the present invention is to provide a method and circuitry for ... |
|
| Cyclic code check bits generation and error correction using sum of remainders |
| In accordance with the present invention check bits for a cyclic code are generated for a binary ... |
|
|
Method and apparatus for detecting bad frames of information in a communication system
| Details |
Inventors: Wood, Sandra L.; Kundmann, Thomas J.; Proctor, Lee M.; Stewart, Ken;
Assignee: Motorola, Inc. (Schaumburg, IL)
Primary Examiner: Moise; Emmanuel L.
Assistant Examiner:
Attorney, Agent or Firm: Sonnentag; Richard A., Terry; L. Bruce
A communication system implements detection of bad frames of information by utilizing multiple bit correction thresholds. Equipment used within the communication system adapts to different signaling environments by dynamically altering the bit correction threshold based on a history of the number of consecutive bad frames of information that have been previously erased and the number of bits corrected by a channel decoder (202). By implementing this dynamic bit correction threshold, sufficient bad frame indication (BFI) detection and receiver sensitivity can be obtained simultaneously, which results in an improved perceived audio quality to the end user. |
|
DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT A digital cellular radiotelephone system implements detection of bad frames of information by utilizing multiple bit correction thresholds in accordance with the invention.
Equipment used within the digital cellular radiotelephone system adapts to different signaling environments by dynamically altering the bit correction threshold based on consecutive frame erasures and bits corrected by the channel decoder.
By implementing this dynamic bit correction threshold, sufficient bad frame indication (BFI) detection and receiver sensitivity can be obtained simultaneously, which results in an improved perceived audio quality to the end user.
FIG.
1 generally depicts the transmit side of a base-station/mobile station while FIG.
2 depicts a receive side of a base-station/mobile station.
Points 1-10, as depicted in FIG.
1 and FIG.
2, are described below.
(1) 8-bit/A law PCM 8000 samples/s (2) 13-bit uniform PCM, 8000 samples/s (3) Voice Activity Detect Flag (4) Encoded Speech, 50 frames/s, 260 bits/frame (5) Silence Descriptor (SID) frame, 260 bits/frame (6) Speech Flag, indicates whether information bits are speech or SID information (7) Information bits received from channel decoder (8) Information bits received from the channel decoder (9) Bad Frame Indicator (BFI) Flag (10) Silence Descriptor (SID) Flag frame Referring to FIG.
1, at point 1 of the base-station side only, 8-bit/A law PCM 8000 samples/s are converted to 13-bit uniform PCM by block 101.
Likewise, on the mobile station side only, a microphone 102 accepts analog speech, which is low pass filtered by LPF 103 and subsequently converted to 13 bit uniform PCM by analog-to-digital (A/D) converter (105).
The base-station and mobile stations are depicted in FIG.
1 for explanation purposes only; they are not physically connected as shown in FIG.
1.
Continuing, 13-bit uniform PCM enters a speech coder 109 which outputs, at point 4, encoded speech at 50 frames/s, 260 bits/frame.
Also output from speech coder 109 is a signal which enters voice activity detector 107
|
| Related patents |
|
|
Microprocessor system generating instruction fetch addresses at high speed
To achieve the foregoing object and in accordance with the present invention, there is provided a microprocessor system which comprises an arithmetic logic unit for ...
|
|
|
System for operating input, processing and output units in parallel and using DMA circuit for successively transferring data through the three units via an internal memory
It is accordingly an object of the present invention to provide a data input-output device that does not need to include different memories for storing data input at a ...
|
|
|
Hardware design for majority voting, and testing and maintenance of majority voting
In general, as mentioned above, majority voting is applicable in many fields of technology, and to different types of input signals. In the following however, the ...
|
|
|
Device and method using second error correction code for data in a recording medium
It is therefore an object of the present invention to provide a data reproducing device and a method for controlling the device wherein the data is reproduced from the RO...
|
|
|
Error correcting code retrofit method and apparatus for multiple memory configurations
The foregoing problems and shortcomings of the prior art are overcome and further advantageous features are provided by the present invention wherein a method and ...
|
|
|
Device level busy arrangement for mass storage subsystem including a plurality of devices
The invention provides a new and improved digital computer system and mass storage subsystem for use in such system, for enhancing the real- or near-real-time processing ...
|
|
|
Magnetic recording disk with equally-spaced servo sectors extending across multiple data bands
Toward this end, and according to the invention, a method and means is described wherein servo sectors written on a disk (or servo sections written on a tape) are ...
|
|
|
Method and apparatus for correcting misaligned instruction data
One aspect of the invention relates to a method useful in a microprocessor having a plurality of execution units, rename registers, architectural registers and a cache ...
|
|
|
Data error detection and correction system
OF THE PREFERRED EMBODIMENT The following disclosures are hereby incorporated by reference: U.S. application Ser. No. 08/324,016, entitled "Single Bank, Multiple Way C...
|
|
|
Integrated memory
It is accordingly an object of the invention to provide an integrated memory that overcomes the above-mentioned disadvantages of the prior art devices of this general ...
|
|
|
Fault Detection 
