Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Method-and-system-for-fast-maximum-a-posteriori-decoding

 Design-for-testability method for path delay faults and test pattern generation method for path delay faults
OF THE INVENTION First Embodiment A first embodiment of the present invention relates to a design-...


 Method for optimizing test development for digital circuits
The present invention provides test patterns to detect timing related failures in large digital ICs,...


 Switchable pull-ups and pull-downs for IDDQ testing of integrated circuits
OF THE INVENTION The present invention provides a switchable pull-up circuit particularly well-...


 Testing of digital-to-analog converters
In general, a technique for testing digital-to-analog converters includes providing a set of ...


 Method and apparatus for failure detection utilizing functional test vectors and scan mode
OF THE INVENTION A method and software for failure detection of logic nodes within an integrated ...


 Testing apparatus embedded in scribe line and a method thereof
The object of the present invention therefore is to provide a testing apparatus embedded in a ...


 Method and apparatus for light-controlled circuit characterization
Principles of the present invention provide light-controlled circuit characterization techniques. F...


 Method and system for instrumenting simulation models
It is therefore an object of the invention to provide a method and system for interactively ...


 Facilitating simulation of a model within a distributed environment
The shortcomings of the prior art are overcome and additional advantages are provided through the ...


 Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions
The aforementioned and other features are accomplished, according to the present invention, by ...


 Method and system for fast maximum a posteriori decoding

Details
Inventors: Lerzer, Jurgen;
Assignee: Telefonaktiebolaget LM Ericsson (publ) (Stockholm, SE)
Primary Examiner: Chung; Phung M.
Assistant Examiner: Chase; Shelby A
Attorney, Agent or Firm: Burns, Doane, Swecker & Mathis, L.L.P.

Processing delay associated with MAP decoding (and variants thereof) is reduced by processing forward and reverse state metrics in parallel. Further reductions in processing complexity can be achieved by omitting redundant operations and multiplexing processing units' functionality.

DETAILED DESCRIPTION In the following description, for purposes of explanation and not limitation, specific details are set forth, such as particular circuits, circuit components, techniques, etc.
in order to provide a thorough understanding of the present invention.
However, it will be apparent to one skilled in the art that the present invention may be practiced in other embodiments that depart from these specific details.
In other instances, detailed descriptions of well-known methods, devices, and circuits are omitted so as not to obscure the description of the present invention.
To initialize this discussion it is appropriate to provide some additional details regarding the MAP decoding algorithm, as well as exemplary variants such as the Log-MAP algorithm and the Max-Log-MAP algorithm to provide some context in which to consider the present invention.
In the following discussion certain variables are used, as defined below.
S.
sub.
k is the state for the k-th node in the trellis.
The metric calculations involve probabilities whose notation is given as follows.
Let A, B and C be events, then the following definitions are valid: P(A): probability of the event A P(A, B): probability of the joint events A and B P(A, B, C): probability of the joint events A, B and C P(A.
vertline.
B): conditional probability of the event A given the occurrence of the event B P(A, B.
vertline.
C): conditional probability of the joint events A and B given the occurrence of the event C P(A.
vertline.
B, C): conditional probability of the event A given the occurrence of the joint events B and C The MAP Algorithm The MAP Algorithm includes the following four steps: 1.
Branch Transition Metric Calculation (BTMC): Calculation of the Branch Transition Metrics .
gamma.
.
sub.
k (S.
sub.
k-1,S.
sub.
k) from the symbols y.
sub.
k received over the channel 12: .
gamma.
.
sub.
k (S.
sub.
k-1,S.
sub.
k)=P(y.
sub.
k,S.
sub.
k.
vertline.
S.
sub.
k-1)=P(y.
sub.
k.
vertline.
S.
sub.
k-1,S.
sub.
k).
multidot.
P(S.
sub.
k.
vertline.
S.
sub.
k-1) (1) 2.
Forward State Metric Calculation (FSMC): Recursive calculation of the Forward State Metrics



Related patents
  Turbo decoder control for use with a programmable interleaver, variable block length, and multiple code rates
A control for a turbo decoder utilizing a MAP decoding algorithm comprises an address generator for addressing systematic data symbols, parity data symbols, and ...
  Method and apparatus for turbo decoding of trellis coded modulated signal transmissions
Briefly, the present invention implements an iterative decoding system within a Trellis Coded Modulation communications environment. The improved Trellis-coded ...
  Semiconductor integrated circuit boundary scan test with multiplexed node selection
The object of the present invention is therefore to provide a semiconductor integrated circuit having a test circuit built therein to facilitate the board test of ...
  Testing the integrity of an electrical connection to a device using an onboard controllable signal source
OF THE INVENTION The present invention is directed to systems and a method for testing the integrity of an electrical connection mounted on a circuit assembly using an ...
  Apparatus for I/O leakage self-test in an integrated circuit
According to one embodiment, an integrated circuit is disclosed that includes a first input/output (I/O) circuit and a leakage detection circuit coupled to the first I/O ...
  Mechanism for enabling compliance with the IEEE standard 1149.1 for boundary-scan designs and tests
The present invention provides a mechanism for boundary-scan design and test methodologies applicable to timing-critical high (above 200 MHz) speed clock designs, which ...
  Independent remote computer maintenance device
It is an object of the present invention to provide an independent computing device for diagnosing and repairing a host computer. It is another object of the present ...
  Method, system, and program for diagnosing a computer in a network system
OF THE PREFERRED EMBODIMENTS In the following description, reference is made to the accompanying drawings which form a part hereof and which illustrate several ...
  System and method for identifying executable diagnostic routines using machine information and diagnostic information in a computer system
FIG. 1 is a diagram illustrating an embodiment of a computer system. FIG. 1 depicts a computer system 100. Computer system 100 includes a processor 110, a chipset 120, ...
  Methods for quantitative analysis by tandem mass spectrometry
Embodiments of the present invention provide methods for deconvoluting contributions of a plurality of analytes utilizing a tandem mass spectrometry, or MS.sup.n signal. ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved